# LAB REPORT

# (Lab3 Verilog FIR Design)


**Author: Wu Chengkai** EESM6000 SoC Lab HKUST – Dept. of ECE

Date: March 2025


# TABLE OF CONTENTS

1.0 Block Diagram	3
1.1 Datapath	
1.2 FSM	$\dots \dots 4$
2.0 Operation	4
3.0 RESOURCE USAGE	5
3.1 FF and LUT	5
3.2 BRAM	5
4.0 TIMING REPORT	6
5.0 SIMULATION WAVEFORM	7
5.1 Coefficient program	7
5.2 Read back	
5.3 Data-in Stream-in && Data-out Stream-OUT	7
5.4 RAM access control	8
5.5 FSM	8


# 1.0 BLOCK DIAGRAM



## 1.1 Datapath



#### 1.2 FSM



## 2.0 OPERATION

In this lab, we aim to construct a Finite Impulse Response (FIR) operation module with 11 coefficients to perform filtering. The module's data must adhere to the AXI-Stream protocol.

**AXI-Lite Interface:** Manages configuration signals from the host/testbench. It handles writes for filter taps and reads for status signals (ap done, ap idle, ap start).

**AXI-Stream Interface:** Transfers real-time input data x[t] to the filter, computes the FIR, and outputs results back to the host.

For data storage, dual BRAM are required.

Tap coefficients are stored in Tap RAM, while raw input data is stored in Data RAM.

#### **Initialization Phase:**

The configuration register is set to 32'h04, indicating enter the IDLE state.

When the host (testbench) detects the IDLE state, it begins sending tap coefficients and data length information via the AXI-Lite protocol.

For different awaddr values:

awaddr = 0x00, wdata represents ap start.

awaddr = 0x10, wdata represents the data length.

awaddr  $\geq 0x20$ , wdata represents the tap coefficient.

#### **Transition to CAL State:**

After storing all tap coefficients into Tap\_RAM at addresses generated by the addr\_gen block, the configuration register is set to 32'h01 (ap\_start == 1), initiating the CAL state.

The AXI-Stream interface then waits for the ap\_start signal. Upon entering CAL, input data is loaded into data\_RAM via ss\_tdata, with addresses generated by addr\_gen block

#### **Address Generation Logic:**

The addr gen block uses an internal counter to manage BRAM addresses:

**Tap RAM:** Coefficients are read sequentially at addresses 0, 4, 8, ..., 40, repeating every 11 cycles.

**Data RAM:** Addresses follow a sliding window pattern to align with coefficients:

Example sequence after enter CAL state:

First input: 0, 40, 36, ..., 4 Second input: 4, 0, 40, ..., 8 Third input: 8, 4, 0, ..., 12

This pattern continues until the 11th iteration.

### **Computation and Completion:**

The corresponding tap\_do (tap coefficient data output) and data\_do (input data output) are fed into the MAC unit (Multiply-Accumulate unit) to perform multiplication and accumulation operations. After 11 iterations, sm tvalid is asserted to output the result Y.

An internal tlast\_cnt tracks the data length. When tlast\_cnt matches data\_length, ss\_tlast is asserted. After the final computation, sm\_tlast and ap\_done are raised, transitioning the system to the DONE state.

#### **Timing Optimization:**

To compensate for the 1-cycle latency of BRAM outputs, ss\_tdata is delayed by one cycle using a flip-flop (FF). This ensures Data\_Do is available at the start of the next computation cycle, reducing overall cycle count. Additionally, the first tap coefficient is preloaded upon entering the CAL state to avoid an extra wait cycle for tap Do.

### 3.0 RESOURCE USAGE


#### 3.1 FF and LUT


Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	92	0	0	53200	0.17
LUT as Logic	28	0	0	53200	0.05
LUT as Memory	64	0	0	17400	0.37
LUT as Distributed RAM	64	0	i i	I Service Control	
LUT as Shift Register	0	0	ĺ		1
Slice Registers	4	0	0	106400	<0.01
Register as Flip Flop	4	0	0	106400	<0.01
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00


## 3.2 BRAM

1	Site Type	Used	1	Fixed	1	Prohibited	1	Available	1	Util%
	Block RAM Tile	0	i	0	i	0	i	140	1	0.00
	RAMB36/FIFO*	0	İ	0	Í	0	Ì	140	İ	0.00
	RAMB18	0	Ì	0	1	0	Ì	280	İ	0.00

## 4.0 TIMING REPORT









## 5.0 SIMULATION WAVEFORM


### 5.1 Coefficient program




## 5.2 Read back




#### 5.3 Data-in Stream-in && Data-out Stream-OUT




## 5.4 RAM access control



## 5.5 FSM





Github: https://github.com/edwu186/System-on-Chip-SoC-Laboratory