

#### **OPENING STATEMENT**

"Parallelism == Performance" (leads to)

**Optimization** – making sure the above statement is true!




### **Desktop, Mobile & Server**












### #1-NODE-LEVEL PARALLELISM




# Levels of Parallelism

Node



#### #1-NODE-LEVEL PARALLELISM



# Levels of Parallelism

Node

What can I do?
Increase per-node perf.,
identify scalability issues
(Intel Trace Analyzer &
Collector), employ commavoiding algorithms, etc.
(more nodes ;-)

### #2 SOCKET-LEVEL PARALLELISM




# Levels of Parallelism

Node


**Socket** 



#### #2 SOCKET-LEVEL PARALLELISM




#### **2S Configurations**



(2S-2UPI & 2S-3UPI shown)

#### **4S Configurations**




(4S-2UPI & 4S-3UPI shown)


# INTEL® XEON® SCALABLE PROCESSOR SUPPORTS UP TO 8 SOCKETS

WITHOUT THE NEED FOR AN ADDITIONAL NODE CONTROLLER

#### **8S Configuration**



# **#3 CORE / THREAD LEVEL PARALLELISM**




Levels of Parallelism


Node

Socket

Core / Thread-Level

# #4 THREAD-LEVEL PARALLELISM (WITH HYPERTHREADING AKA SMT)






#### **HYPERTHREADING**

- Multiple buffers keep arch. state
- Shared execution blocks
- Enabled by BIOS settings

#### Background

- Extracts Instruction Level Parallelism (ILP)
- Complements out-of-order execution
- Intel Core: intra-core slowdowns due to HT are eliminated, BUT slowdown may happen due missing thread-affinization or because of synchronization (locks).



Single Execution Block


# PARALLELISM ON INTEL® ARCHITECTURE (XEON SERVER CORES)



















	Intel® Xeon				Intel® Xeon E5				Intel® Xeon scalable processors
	64- bit	5100	5500	5600	SNB	IVB	HSW	BDW	SKX
Cores	1	2	4	6	8	10	18	22	28
Threads	2	2	8	12	16	20	36	44	56

Intel® Xeon Phi Coprocessor	Intel <sup>®</sup> Xeon Phi 2 <sup>nd</sup> gen.
KNC	KNL
61	72
244	288

IVB: Ivy Bridge BDW: Broadwell KNC: Knights Corner HSW: Haswell (SKL: Skylake )

KNL: Knights Landing

SKX: Skylake Server core refines

SKL client core significanly

# PARALLELISM ON INTEL® ARCHITECTURE (XEON SERVER CORES)



















	Intel® Xeon				Intel® Xeon E5				Intel® Xeon scalable processors
	64- bit	5100	5500	5600	SNB	IVB	HSW	BDW	SKX
Cores	1	2	4	6	8	10	18	22	28
Threads	2	2	8	12	16	20	36	44	56

Intel® Xeon Phi Coprocessor	Intel® Xeon Phi 2 <sup>nd</sup> gen.				
KNC	KNL				
61	72				
244	288				

IVB: Ivy Bridge BDW: Broadwell KNC: Knights Corner HSW: Haswell (SKL: Skylake )

SKX: Skylake Server core refines


KNL: Knights Landing


SKL client core significantly

### **NEW MESH INTERCONNECT ARCHITECTURE**

Intel® Xeon® Processor E7 family (24-core die)

Intel® Xeon® Scalable Processor (28-core die)






CHA Gaching and Home Agent ; SF –Snoop Filter; LLC Łast Level Cache ;

SKX Core Skylake Server Core : URhtel® UltraPath Interconnect

#### MESH IMPROVES SCALABILITY WITH HIGHER BANDWIDTH AND REDUCED LATENCIES

#### **#5 GPU-CPU PARALLELISM**



# Levels of Parallelism

Node


Socket

Core / Thread-Level

(Hyperthreading)


**GPU-CPU** 

#### INTEGRATED PROCESSOR GRAPHICS



Lots of compute power for data-parallel (client-)applications

#### 4<sup>TH</sup> GENERATION INTEL® CORE™ PROCESSORS - HD GRAPHICS




- 5 Execution Units Perrow
- 2 rows per subslice
- 2 subslices perslice
- 2 slices (40 EUs total) in GT3
- 7 Threads PerEU
  280 threads in GT3
- 128 Registers per thread 4KB per thread!


1120KB in regfile in GT3

256KB data cache per slice (L3 only)

Since SKL, capabilities for GPU-CPU exchange increased (with OpenCL 2.0 memory coherency can be coarse and fine-grained)


#### 4<sup>TH</sup> GENERATION INTEL® CORE™ PROCESSORS - HD GRAPHICS





Conceptual structure of the Intel GPU

#### #6 INSTRUCTION-LEVEL PARALLELISM



# Levels of Parallelism

Node

Socket


Core / Thread-Level

(Hyperthreading)


**GPU-CPU** 

Instruction

#### The life of a program instruction




#### **EXECUTION UNITS ON HASWELL/BROADWELL**




- Race to higher frequencies slowed down
- New logic introduced with new generations, leading to higher complexity
- Fused Multiply Add for performance
- Separate Address Generation Unit for memory address calculations

#### **EXECUTION UNITS ON SKYLAKE SERVER**



#### **#7 DATA LEVEL PARALLELISM**



# Levels of Parallelism

Node

Socket

Core / Thread-Level


(Hyperthreading)

**GPU-CPU** 

Instruction

**Data (Vectorisation)** 





#### DIFFERENT WAYS OF INSERTING VECTORISED CODE

Performance Libraries (e.g. IPP and MKL)

**Compiler: Fully automatic vectorization** 

**Cilk Plus Array Notation** 

Compiler: Auto vectorization hints (#pragma ivdep, ...)


User Mandated Vectorization (SIMD Directive)

Manual CPU Dispatch (\_\_declspec(cpu\_dispatch ...))

SIMD intrinsic class (F32vec4 add)

Vector intrinsic (mm\_add\_ps())


Assembler code (addps)



#### **AN EXAMPLE**

#1 Speedup by upgrading silicon

CPU	No Auto- Vectorisation	With Auto- Vectorisation	Speedup
P4	39.344	21.9	1.80
Core 2	5.546	0.515	10.77
Speedup	7.09	45.52	76



#2 Speedup by swapping compiler and enabling vectorisation

#3 Verified using VTune

CPU EVENT	Without Vect	With Vect
CPU_CLK_UNHALTED.CORE	16,641,000,448	1,548,000,000
INST_RETIRED.ANY	3,308,999,936	1,395,000,064
X87_OPS_RETIRED.ANY	250,000,000	0
SIMD_INST_RETIRED	0	763,000,000

#### **SEVEN LEVELS OF HARDWARE-SUPPORTED PARALLELISM**

#### **Levels of Parallelism**

Node

Socket

Core / Thread-Level

(Hyperthreading)

**GPU-CPU** 

Instruction (by CPU internals)

Data (Vectorisation)




#### WHICH LAPTOP SHOULD I BUY FOR BEST PERFORMANCE?





"Spend most of you money on extra memory"

#### **MEMORY HIERARCHY**



### **SEVEN LEVELS OF MEMORY HIERARCHY**

Levels of Hierarchy	Size	Latency	Bandwidth
Registers	2048 bytes		
L1 Cache	32 KB	4 cycles	81 bytes/cycle
L2 Cache	256 – 1024 KB	14 cycles	29 bytes/cycle
L3 Cache	8 – 38MB	60 cycles	18 bytes/cycle
(On-chip Memory)	Maybe ir	n future versions?	
Local DRAM	1.5 TB	200 cycles	80 GB/s
Remote DRAM			47 GB/s

#### MEMORY CONTROLLERS AND THREADS

Instruction Instruction Instruction Stream Stream Stream Stream **Processor** Processor Processor **Processor** Core Core Core Core




#### **CACHE LINES AND VECTORIZATION**

8 double precision values


16 single precision values

64 bytes







### **SEQUENTIAL ACCESS**




	Y	Y	Y	Y	Y	Y	Y	Y	Y	3	Y	Y	
$ a_{00} a_{01} a_{01}$	$a_{03}$	$a_{10}$	a <sub>11</sub>	$a_{12}^{\prime}$	a <sub>13</sub>	$a_{20}^{\prime}$	$a_{21}$	$a_{22}^{\prime}$	$a_{23}^{\prime}$	$a_{30}$	$a_{31}^{\prime}$	$a_{32}$	$a_{33}^{\prime}$







#### **NUMA AND DATA ACCESS LOCALITY**






#### FIRST TOUCH POLICY AND ARRAY INITIALIZATION

#### **Poor First-Touch Allocation**

#### array A[i] VM page 0 VM page 1 VM page 2 VM page 3 Memory of CPU 0 Memory of CPU 1 QPI Serial execution for (i=0; i<n; i++) A[i] = 0.0;CPU 0 CPU 1 NUMA Node 1 NUMA Node 0

#### Good First-Touch Allocation



#### OPTIMIZATION IS ...

Moving code from being

Memory Bound

to being

Compute Bound



