

# Verilog assignment 2

P Venkata Chanakya(ee23btech11048)

## 1 Convolution

### convolution Module

```
1 module convolution (
2     // Inputs
3     input [3:0] x0, x1, x2, x3, x4, x5, x6, x7,
4     input [3:0] h0, h1, h2, h3, h4, h5, h6, h7,
5     // Output
6     output reg [3:0] y0, y1, y2, y3, y4, y5, y6, y7,
7     output reg [3:0] y8, y9, y10, y11, y12, y13, y14, y15,
8     input clk
9 );
10
11 // Convolution operation
12 always @* begin
13     y0 = x0 * h7 + x1 * h6 + x2 * h5 + x3 * h4
14         +
15         x4 * h3 + x5 * h2 + x6 * h1 + x7 * h0;
16     y1 = x0 * h6 + x1 * h5 + x2 * h4 + x3 * h3
17         +
18         x4 * h2 + x5 * h1 + x6 * h0 + x7 * h7;
19     y2 = x0 * h5 + x1 * h4 + x2 * h3 + x3 * h2
20         +
21         x4 * h1 + x5 * h0 + x6 * h7 + x7 * h6;
22     y3 = x0 * h4 + x1 * h3 + x2 * h2 + x3 * h1
23         +
24         x4 * h0 + x5 * h7 + x6 * h6 + x7 * h5;
25     y4 = x0 * h3 + x1 * h2 + x2 * h1 + x3 * h0
26         +
27         x4 * h7 + x5 * h6 + x6 * h5 + x7 * h4;
28     y5 = x0 * h2 + x1 * h1 + x2 * h0 + x3 * h7
29         +
30         x4 * h6 + x5 * h5 + x6 * h4 + x7 * h3;
31     y6 = x0 * h1 + x1 * h0 + x2 * h7 + x3 * h6
32         +
33         x4 * h5 + x5 * h4 + x6 * h3 + x7 * h2;
34     y7 = x0 * h0 + x1 * h7 + x2 * h6 + x3 * h5
35         +
36         x4 * h4 + x5 * h3 + x6 * h2 + x7 * h1;
37     y8 = x0 * h7 + x1 * h6 + x2 * h5 + x3 * h4
38         +
39         x4 * h3 + x5 * h2 + x6 * h1 + x7 * h0;
40     y9 = x0 * h6 + x1 * h5 + x2 * h4 + x3 * h3
41         +
42         x4 * h2 + x5 * h1 + x6 * h0 + x7 * h7;
43     y10 = x0 * h5 + x1 * h4 + x2 * h3 + x3 * h2
44         +
45         x4 * h1 + x5 * h0 + x6 * h7 + x7 * h6;
46     y11 = x0 * h4 + x1 * h3 + x2 * h2 + x3 * h1
47         +
48         x4 * h0 + x5 * h7 + x6 * h6 + x7 * h5;
49     y12 = x0 * h3 + x1 * h2 + x2 * h1 + x3 * h0
50         +
51         x4 * h7 + x5 * h6 + x6 * h5 + x7 * h4;
52     y13 = x0 * h2 + x1 * h1 + x2 * h0 + x3 * h7
53         +
54         x4 * h6 + x5 * h5 + x6 * h4 + x7 * h3;
55     y14 = x0 * h1 + x1 * h0 + x2 * h7 + x3 * h6
56         +
57         x4 * h5 + x5 * h4 + x6 * h3 + x7 * h2;
58     y15 = x0 * h0 + x1 * h7 + x2 * h6 + x3 * h5
59         +
60         x4 * h4 + x5 * h3 + x6 * h2 + x7 * h1;
61 end
```

```

28         x4 * h4 + x5 * h3 + x6 * h2 + x7 * h1;
29     y8 = x1 * h0 + x2 * h7 + x3 * h6 + x4 * h5
30         +
31         x5 * h4 + x6 * h3 + x7 * h2 + x0 * h1;
32     y9 = x2 * h0 + x3 * h7 + x4 * h6 + x5 * h5
33         +
34         x6 * h4 + x7 * h3 + x0 * h2 + x1 * h1;
35     y10 = x3 * h0 + x4 * h7 + x5 * h6 + x6 * h5
36         +
37         x7 * h4 + x0 * h3 + x1 * h2 + x2 * h1;
38     y11 = x4 * h0 + x5 * h7 + x6 * h6 + x7 * h5
39         +
40         x0 * h4 + x1 * h3 + x2 * h2 + x3 * h1;
41     y12 = x5 * h0 + x6 * h7 + x7 * h6 + x0 * h5
42         +
43         x1 * h4 + x2 * h3 + x3 * h2 + x4 * h1;
44     y13 = x6 * h0 + x7 * h7 + x0 * h6 + x1 * h5
45         +
46         x2 * h4 + x3 * h3 + x4 * h2 + x5 * h1;
47     y14 = x7 * h0 + x0 * h7 + x1 * h6 + x2 * h5
48         +
49         x3 * h4 + x4 * h3 + x5 * h2 + x6 * h1;
50     y15 = x0 * h0 + x1 * h7 + x2 * h6 + x3 * h5
51         +
52         x4 * h4 + x5 * h3 + x6 * h2 + x7 * h1;
53     end
54 endmodule

```

## 1.1 testbench code

```
1 module convolution_tb;
2
3     // Inputs
4     reg [3:0] x [0:7];
5     reg [3:0] h [0:7];
6
7     // Outputs
8     wire [3:0] y0, y1, y2, y3, y4, y5, y6, y7;
9     wire [3:0] y8, y9, y10, y11, y12, y13, y14, y15;
10
11     // Clock
12     reg clk = 0;
13
14     // Instantiate the convolution module
15     convolution dut (
16         // Inputs
17         .x0(x[0]), .x1(x[1]), .x2(x[2]), .x3(x[3]),
18         .x4(x[4]), .x5(x[5]), .x6(x[6]), .x7(x[7]),
19         .h0(h[0]), .h1(h[1]), .h2(h[2]), .h3(h[3]),
20         .h4(h[4]), .h5(h[5]), .h6(h[6]), .h7(h[7]),
21         // Outputs
22         .y0(y0), .y1(y1), .y2(y2), .y3(y3),
23         .y4(y4), .y5(y5), .y6(y6), .y7(y7),
24         .y8(y8), .y9(y9), .y10(y10), .y11(y11),
25         .y12(y12), .y13(y13), .y14(y14), .y15(y15),
26         // Clock (assuming it's named clk in convolution
27         // module)
28         .clk(clk)
29     );
30
31     // Clock generation
32     always #5 clk = ~clk;
33
34     // Stimulus
35     initial begin
36         // Initialize inputs
37         x[0] = 4'b0001; x[1] = 4'b0010; x[2] = 4'b0011; x[3]
38             = 4'b0100;
39         x[4] = 4'b0101; x[5] = 4'b0110; x[6] = 4'b0111; x[7]
40             = 4'b1000;
41
42         h[0] = 4'b1000; h[1] = 4'b0111; h[2] = 4'b0110; h[3]
43             = 4'b0101;
44         h[4] = 4'b0100; h[5] = 4'b0011; h[6] = 4'b0010; h[7]
45             = 4'b0001;
46
47         // Dump VCD file
48         $dumpfile("simulation_output.vcd");
```

```


44         $dumpvars(0, convolution_tb);
45
46         // Simulate for 100 time units
47         #100;
48
49         // Display output
50         $display("Output_vector_y:");
51         $display("y0=%b", y0);
52         $display("y1=%b", y1);
53         $display("y2=%b", y2);
54         $display("y3=%b", y3);
55         $display("y4=%b", y4);
56         $display("y5=%b", y5);
57         $display("y6=%b", y6);
58         $display("y7=%b", y7);
59         $display("y8=%b", y8);
60         $display("y9=%b", y9);
61         $display("y10=%b", y10);
62         $display("y11=%b", y11);
63         $display("y12=%b", y12);
64         $display("y13=%b", y13);
65         $display("y14=%b", y14);
66         $display("y15=%b", y15);
67
68         // End simulation
69         $finish;
70     end
71
72 endmodule

```

## Results

Output vector y:

```
y0 = 1100
y1 = 0000
y2 = 1100
y3 = 0000
y4 = 1100
y5 = 0000
y6 = 1100
y7 = 0000
y8 = 1100
y9 = 0000
y10 = 1100
y11 = 0000
y12 = 1100
y13 = 0000
y14 = 1100
y15 = 0000
```



The provided Verilog code consists of two modules: `convolution` and `convolution_tb`. The `convolution` module implements a convolution operation, which takes eight input signals (`x0` to `x7`) and eight filter coefficients (`h0` to `h7`). It performs convolution on these inputs and produces sixteen output signals (`y0` to `y15`). The `convolution_tb` module serves as a testbench for the `convolution` module. It provides stimulus to the `convolution` module by initializing the input signals and filter coefficients. The testbench generates a clock signal (`clk`) and drives it to the `convolution` module. After a certain simulation time, it displays the output signals (`y0` to `y15`) and finishes the simulation. The Verilog

code is compiled and executed using Icarus Verilog, and the simulation results are visualized using GTKWave.

## 2 Universal Shift Register Verilog Code Explanation

### Universal Shift Register Module

```
1 module universal_shift_reg(  
2     input clk, rst_n,  
3     input [8:0] select,  
4     input [15:0] parallel_in,  
5     input serial_left_data_in,  
6     input serial_right_data_in,  
7     output reg [15:0] p_dout,  
8     output reg s_left_dout,  
9     output reg s_right_dout  
10 );  
11 // Internal signals and registers  
12 reg [15:0] shift_reg;  
13  
14 // Parallel-in Parallel-out (PIPO) mode  
15 always @(posedge clk or negedge rst_n) begin  
16     if (~rst_n) begin  
17         shift_reg <= 16'b0;  
18     end else begin  
19         if (select[8]) begin  
20             shift_reg <= parallel_in;  
21         end  
22     end  
23 end  
24  
25 // Serial-in Serial-out (SISO) mode  
26 always @(posedge clk or negedge rst_n) begin  
27     if (~rst_n) begin  
28         // Reset shift register  
29         shift_reg <= 16'b0;  
30     end else begin  
31         if (select[0]) begin  
32             // Shift left  
33             shift_reg <= {shift_reg[14:0],  
34                 serial_left_data_in};  
35         end else if (select[1]) begin  
36             // Shift right  
37             shift_reg <= {serial_right_data_in,  
38                 shift_reg[15:1]};  
39         end  
40     end  
41 end  
42  
43 // Outputs  
44 assign p_dout = shift_reg;
```

```
43     assign s_left_dout = shift_reg[15];  
44     assign s_right_dout = shift_reg[0];  
45  
46 endmodule
```



## Universal Shift Register Testbench


```
1 module universal_shift_reg_tb;
2
3     // Inputs
4     reg clk;
5     reg rst_n;
6     reg [8:0] select;
7     reg [15:0] parallel_in;
8     reg serial_left_data_in;
9     reg serial_right_data_in;
10
11    // Outputs
12    wire [15:0] p_dout;
13    wire s_left_dout;
14    wire s_right_dout;
15
16    // Instantiate the Universal Shift Register module
17    universal_shift_reg dut (
18        .clk(clk),
19        .rst_n(rst_n),
20        .select(select),
21        .parallel_in(parallel_in),
22        .serial_left_data_in(serial_left_data_in),
23        .serial_right_data_in(serial_right_data_in),
24        .p_dout(p_dout),
25        .s_left_dout(s_left_dout),
26        .s_right_dout(s_right_dout)
27    );
28
29    // Clock generation
30    initial begin
31        clk = 0;
32        forever #5 clk = ~clk;
33    end
34
35    // Reset generation
36    initial begin
37        rst_n = 1'b0;
38        #10;
39        rst_n = 1'b1;
40        #10;
41    end
42
43    // Stimulus
44    initial begin
45        // Initialize inputs
46        select = 9'b000000001; // Example: SISO left mode
47        parallel_in = 16'b1100110011001100;
48        serial_left_data_in = 1'b1;
```

```

49         serial_right_data_in = 1'b0;
50
51         // End simulation after some time
52         #1000;
53         $finish;
54     end
55
56     // Dump VCD file
57     initial begin
58         $dumpfile("waveform.vcd");
59         $dumpvars(0, universal_shift_reg_tb);
60     end
61
62 endmodule

```

The provided Verilog code implements a Universal Shift Register, a digital circuit capable of shifting data in multiple modes. The module `universal_shift_reg` defines the behavior of the shift register based on the input signals `clk`, `rst_n`, `select`, `parallel_in`, `serial_left_data_in`, and `serial_right_data_in`. The shift register operates in three modes: Parallel-in Parallel-out (PIPO), Serial-in Serial-out (SISO), and Serial-out Serial-in (SOSI). In the PIPO mode, the register loads data in parallel from the `parallel_in` input. In the SISO mode, the register shifts data left or right based on the `select` input, with the leftmost or rightmost bit being replaced by `serial_left_data_in` or `serial_right_data_in`, respectively. The output `p_dout` provides the parallel output of the shift register, while `s_left_dout` and `s_right_dout` provide the leftmost and rightmost bits of the serial output, respectively. The testbench `universal_shift_reg_tb` verifies the functionality of the shift register by providing stimulus to its inputs and generating waveform data for analysis using a VCD file. The testbench initializes the inputs, toggles the clock, and terminates the simulation after a specified time. Overall, the code enables the simulation and verification of a versatile Universal Shift Register design.



### 3 wallace<sub>tree</sub><sub>m</sub>multiplier

#### 3.1 wallace<sub>tree</sub><sub>m</sub>multipliermodule

```
1 module wallace_tree_multiplier (  
2     input [3:0] A, // 4-bit input A  
3     input [3:0] B, // 4-bit input B  
4     output reg [7:0] P // 8-bit output P  
5 );  
6  
7     reg [5:0] S [0:2]; // Sum register array  
8     reg [5:0] C [0:1]; // Carry register array  
9     reg [3:0] P_part [0:3]; // Partial product register  
10    array  
11  
12    // Generate partial products  
13    always @* begin  
14        P_part[0] = {A[0], B[0], 2'b00};  
15        P_part[1] = {A[1], B[1], 2'b00};  
16        P_part[2] = {A[2], B[2], 2'b00};  
17        P_part[3] = {A[3], B[3], 2'b00};  
18    end  
19  
20    // Wallace Tree Reduction  
21    always @* begin  
22        // First Reduction Stage  
23        S[0] = P_part[0] + P_part[1];  
24        C[0] = &{1'b0, P_part[0], P_part[1]};  
25  
26        // Second Reduction Stage  
27        S[1] = P_part[2] + P_part[3] + C[0];  
28        C[1] = &{P_part[2], P_part[3], C[0]};  
29  
30        // Final Reduction Stage  
31        P = S[1] + C[1];  
32    end  
33 endmodule
```

## 3.2 testbench code


```
1  `timescale 1ns / 1ps
2
3  module wallace_tree_multiplier_tb;
4
5      // Inputs
6      reg [3:0] A;
7      reg [3:0] B;
8
9      // Output
10     wire [7:0] P;
11
12     // Instantiate the Wallace Tree Multiplier module
13     wallace_tree_multiplier dut (
14         .A(A),
15         .B(B),
16         .P(P)
17     );
18
19     // Clock
20     reg clk = 1'b0;
21
22     // Toggle clock
23     always #5 clk = ~clk;
24
25     // Stimulus
26     initial begin
27         $dumpfile("wallace_tree_multiplier_tb.vcd");
28         $dumpvars(0, wallace_tree_multiplier_tb);
29
30         // Test cases
31         A = 4'b0001; B = 4'b0001; #10; // A * B = 1 * 1 = 1
32         A = 4'b0010; B = 4'b0010; #10; // A * B = 2 * 2 = 4
33         A = 4'b0011; B = 4'b0011; #10; // A * B = 3 * 3 = 9
34         A = 4'b0101; B = 4'b0111; #10; // A * B = 5 * 7 = 35
35
36         // Add more test cases here if needed
37
38         // End simulation
39         $finish;
40     end
41
42     // Display results
43     always @* begin
44         $display("A=%b, B=%b, P=%b", A, B, P);
45     end
46
47 endmodule
```

## Result

```

1 A = 0001, B = 0001, P = xxxxxxxx
2 A = 0001, B = 0001, P = 00000000
3 A = 0010, B = 0010, P = 00000000
4 A = 0011, B = 0011, P = 00000000
5 A = 0101, B = 0111, P = 00000000
6 A = 0101, B = 0111, P = 00001100

```



The provided Verilog code consists of two modules: `wallace_tree_multiplier` and `wallace_tree_multiplier_tb`.

The `wallace_tree_multiplier` module implements a Wallace Tree Multiplier, which is a high-speed multiplier architecture. It takes two 4-bit inputs, `A` and `B`, and produces an 8-bit output `P`.

Inside the module, it generates partial products (`P_part`) by multiplying corresponding bits of `A` and `B` and appending two zeros. Then, it performs Wallace Tree Reduction to sum up these partial products efficiently.

The `wallace_tree_multiplier_tb` module serves as a testbench for the `wallace_tree_multiplier`. It provides stimulus to the multiplier by assigning test cases to inputs `A` and `B`. The clock signal `clk` is toggled periodically to drive the simulation. The testbench captures the simulation results and displays them using `$display`.

Test cases include simple multiplication scenarios like  $1*1$ ,  $2*2$ ,  $3*3$ , and  $5*7$ , and you can add more test cases as needed.

The simulation results are dumped into a VCD file named `wallace_tree_multiplier_tb.vcd`. You can visualize the simulation results using waveform viewers like GTKWave.