Verilog assignment 2

P Venkata Chanakya(ee23btech11048)

1 Convolution

convolution Module

```
module convolution (
        // Inputs
       input [3:0] x0, x1, x2, x3, x4, x5, x6, x7,
        input [3:0] h0, h1, h2, h3, h4, h5, h6, h7,
       // Output
       output reg [3:0] y0, y1, y2, y3, y4, y5, y6, y7,
6
        output reg [3:0] y8, y9, y10, y11, y12, y13, y14, y15,
        input
               clk
   );
10
        // Convolution operation
11
        always @* begin
            уO
                = x0 * h7
                              + x1
                                     * h6
                                           + x2
                                                  * h5
                                                         + x3
13
                       * h3
                                     * h2
                                                  * h1
                                                         + x7
                                                                * h0;
                              + x5
                                            + x6
                                             x2
                       * h6
                              +
                                     *
                                      h5
                                            +
                                                  * h4
                                                         + x3
                                                                * h3
            у1
                                x 1
                   x4
                       * h2
                                x5
                                     * h1
                                            + x6
                                                  * h0
                                                         + x7
                                                                * h7;
                       * h5
                                x1
                                       h4
                                            + x2
                                                  * h3
            у2
17
                   x4
                              + x5
                                     * h0
                                            + x6
                                                  * h7
                                                                * h6;
                       * h1
                                                         + x7
18
            уЗ
                   x0
                       * h4
                                x1
                                       h3
                                             x2
                                                  * h2
                   x4
                       * h0
                              + x5
                                     * h7
                                            + x6
                                                  * h6
                                                         + x7
                                                                * h5;
20
            у4
                       * h3
                                      h2
                                            + x2
                                                  * h1
                                                                * h0
                                x1
21
                   x4
                       * h7
                                     * h6
                                            + x6
                                                  * h5
                                                                * h4;
                              + x5
                                                         + x7
                  x0
                                             x2
            у5
                       * h2
                                            +
                                                  * h0
                                                         + x3
                                                                * h7
                                x1
                                     * h1
                       * h6
                              + x5
                                     * h5
                                            + x6
                                                  * h4
                                                         + x7
                                                                * h3;
24
            у6
                  x0
                       * h1
                                x1
                                       h0
                                             x2
                                                    h7
25
                   x4
                       * h5
                              + x5
                                     * h4
                                           + x6
                                                  * h3
                                                         + x7
                                                                * h2;
26
            у7
                  x0
                       * h0
                              + x1
                                     * h7
                                           + x2
                                                  * h6
                                                         + x3
27
```

```
x4 * h4 + x5 * h3 + x6 * h2 + x7 * h1;
28
          y8 = x1 * h0 + x2 * h7
                                   + x3
                                          * h6
                                               + x4
                                                     * h5
29
                x5 * h4 + x6 * h3
                                    + x7
                                          * h2
                                                + x0
                                                     * h1;
30
          y9 = x2 * h0 + x3
                              * h7
                                     + x4
                                          * h6
                                                + x5
                                                     * h5
31
               x6 * h4 + x7
                               * h3
                                    + x0
                                          * h2
                                                + x1
                                                     * h1;
32
          y10 = x3 * h0 + x4
                               * h7
                                     + x5
                                          * h6
                                                + x6
33
               x7 * h4 + x0 * h3
                                    + x1
                                          * h2
                                               + x2 * h1;
34
                                          * h6
                                                + x7
          y11 = x4 * h0 + x5
                              * h7
                                    + x6
                                                     * h5
               x0 * h4 + x1
                              * h3
                                     + x2
                                          * h2
                                                + x3 * h1;
36
          y12 = x5 * h0 + x6
                              * h7
                                    + x7
                                          * h6
                                                + x0
37
               x1 * h4 + x2 * h3
                                    + x3
                                          * h2 + x4 * h1;
38
          y13 = x6 * h0 + x7
                              * h7
                                    + x0
                                          * h6
                                               + x1 * h5
39
                x2 * h4 + x3 * h3
                                    + x4
                                          * h2 + x5 * h1;
          y14 = x7 * h0 + x0
                              * h7
                                     + x1
                                          * h6
                                                + x2
41
                x3 * h4
                               * h3
                                          * h2
                                                + x6 * h1;
                         + x4
                                     + x5
42
          y15 = x0 * h0
                         + x1
                               * h7
                                     + x2
                                          * h6
                                                + x3
                                                     * h5
43
                x4 * h4 + x5 * h3 + x6 * h2 + x7 * h1;
44
45
      end
46
   endmodule
47
```


1.1 testbench code

```
module convolution_tb;
2
       // Inputs
3
       reg [3:0] x [0:7];
       reg [3:0] h [0:7];
       // Outputs
       wire [3:0] y0, y1, y2, y3, y4, y5, y6, y7;
       wire [3:0] y8, y9, y10, y11, y12, y13, y14, y15;
       // Clock
       reg clk = 0;
12
13
       // Instantiate the convolution module
14
       convolution dut (
15
           // Inputs
16
           .x0(x[0]), .x1(x[1]), .x2(x[2]), .x3(x[3]),
           .x4(x[4]), .x5(x[5]), .x6(x[6]), .x7(x[7]),
18
           .h0(h[0]), .h1(h[1]), .h2(h[2]), .h3(h[3]),
           .h4(h[4]), .h5(h[5]), .h6(h[6]), .h7(h[7]),
           // Outputs
21
           .y0(y0), .y1(y1), .y2(y2), .y3(y3),
22
           .y4(y4), .y5(y5), .y6(y6), .y7(y7),
23
           .y8(y8), .y9(y9), .y10(y10), .y11(y11),
24
           .y12(y12), .y13(y13), .y14(y14), .y15(y15),
25
           // Clock (assuming it's named clk in convolution
26
               module)
           .clk(clk)
27
       );
28
29
       // Clock generation
30
       always #5 clk = ~clk;
31
       // Stimulus
33
       initial begin
34
           // Initialize inputs
35
           x[0] = 4'b0001; x[1] = 4'b0010; x[2] = 4'b0011; x[3]
36
                = 4, b0100;
           x[4] = 4'b0101; x[5] = 4'b0110; x[6] = 4'b0111; x[7]
37
                = 4, b1000;
           h[0] = 4'b1000; h[1] = 4'b0111; h[2] = 4'b0110; h[3]
39
                = 4, b0101;
           h[4] = 4'b0100; h[5] = 4'b0011; h[6] = 4'b0010; h[7]
40
                = 4,00001;
           // Dump VCD file
42
43
           $dumpfile("simulation_output.vcd");
```

```
$dumpvars(0, convolution_tb);
44
45
                 // Simulate for 100 time units
46
                 #100;
47
48
                 // Display output
                 $display("Output_vector_y:");
50
                 display("y0_{\sqcup}=_{\sqcup}\%b", y0);
51
                 display("y1_{\sqcup}=_{\sqcup}\%b", y1);
52
                 display("y2_{\sqcup}=_{\sqcup}\%b", y2);
53
                 display("y3_{\sqcup}=_{\sqcup}\%b", y3);
54
                 display("y4_{\sqcup}=_{\sqcup}\%b", y4);
                 $display("y5<sub>\(\sigma\)=\(\lambda\)b", y5);</sub>
56
                 $display("y6_=_%b", y6);
57
                 display("y7_{\sqcup}=_{\sqcup}\%b", y7);
58
                 display("y8_{\sqcup}=_{\sqcup}\%b", y8);
59
                 display("y9_{\sqcup}=_{\sqcup}\%b", y9);
60
                 display("y10_{\sqcup} = _{\sqcup}\%b", y10);
61
                 display("y11_{\sqcup}=_{\sqcup}\%b", y11);
62
                 display("y12_{\sqcup}=_{\sqcup}\%b", y12);
63
                 display("y13_{\sqcup} = _{\sqcup}\%b", y13);
64
                 display("y14_{\square}=_{\square}\%b", y14);
65
                 display("y15_{\sqcup}=_{\sqcup}\%b", y15);
66
67
                 // End simulation
68
                 $finish;
69
           end
70
71
     endmodule
```

Results

```
Output vector y:
y0 = 1100
y1 = 0000
v2 = 1100
y3 = 0000
y4 = 1100
y5 = 0000
y6 = 1100
y7 = 0000
y8 = 1100
y9 = 0000
y10 = 1100
y11 = 0000
y12 = 1100
v13 = 0000
y14 = 1100
y15 = 0000
```



The provided Verilog code consists of two modules: convolution and convolution_tb. The convolution module implements a convolution operation, which takes eight input signals (x0 to x7) and eight filter coefficients (h0 to h7). It performs convolution on these inputs and produces sixteen output signals (y0 to y15). The convolution_tb module serves as a testbench for the convolution module. It provides stimulus to the convolution module by initializing the input signals and filter coefficients. The testbench generates a clock signal (clk) and drives it to the convolution module. After a certain simulation time, it displays the output signals (y0 to y15) and finishes the simulation. The Verilog

code is compiled and executed using Icarus Verilog, and the simulation results are visualized using ${\it GTKW}$ ave.

2 Universal Shift Register Verilog Code Explanation

Universal Shift Register Module

```
module universal_shift_reg(
       input clk, rst_n,
       input [8:0] select,
       input [15:0] parallel_in,
       input serial_left_data_in,
       input serial_right_data_in,
       output reg [15:0] p_dout,
       output reg s_left_dout,
       output reg s_right_dout
   );
10
       // Internal signals and registers
11
       reg [15:0] shift_reg;
12
       // Parallel-in Parallel-out (PIPO) mode
14
       always @(posedge clk or negedge rst_n) begin
            if (~rst_n) begin
                shift_reg <= 16'b0;</pre>
            end else begin
18
                if (select[8]) begin
19
                     shift_reg <= parallel_in;</pre>
20
                end
21
            end
22
       end
23
24
       // Serial-in Serial-out (SISO) mode
       always @(posedge clk or negedge rst_n) begin
26
            if (~rst_n) begin
                // Reset shift register
                shift_reg <= 16'b0;</pre>
            end else begin
                if (select[0]) begin
31
                     // Shift left
                     shift_reg <= {shift_reg[14:0],</pre>
                        serial_left_data_in};
                end else if (select[1]) begin
34
                     // Shift right
35
                     shift_reg <= {serial_right_data_in,</pre>
                         shift_reg[15:1]};
                end
37
            end
       end
39
40
       // Outputs
41
       assign p_dout = shift_reg;
```

```
assign s_left_dout = shift_reg[15];
assign s_right_dout = shift_reg[0];


defined by the state of the sta
```

Universal Shift Register Testbench

```
module universal_shift_reg_tb;
2
       // Inputs
3
       reg clk;
       reg rst_n;
       reg [8:0] select;
       reg [15:0] parallel_in;
       reg serial_left_data_in;
       reg serial_right_data_in;
       // Outputs
       wire [15:0] p_dout;
12
       wire s_left_dout;
13
       wire s_right_dout;
15
       // Instantiate the Universal Shift Register module
16
       universal_shift_reg dut (
17
            .clk(clk),
18
            .rst_n(rst_n),
            .select(select),
            .parallel_in(parallel_in),
21
            .serial_left_data_in(serial_left_data_in),
22
            .serial_right_data_in(serial_right_data_in),
23
            .p_dout(p_dout),
24
            .s_left_dout(s_left_dout),
25
            .s_right_dout(s_right_dout)
26
       );
27
28
       // Clock generation
29
       initial begin
30
            clk = 0;
31
            forever #5 clk = ~clk;
       end
34
       // Reset generation
35
       initial begin
36
           rst_n = 1,b0;
37
            #10;
38
            rst_n = 1'b1;
39
            #10;
       end
41
42
       // Stimulus
43
       initial begin
44
           // Initialize inputs
45
            select = 9'b000000001; // Example: SISO left mode
            parallel_in = 16'b1100110011001100;
47
            serial_left_data_in = 1'b1;
```

```
serial_right_data_in = 1'b0;
49
50
            // End simulation after some time
51
            #1000;
52
            $finish;
53
        end
54
        // Dump VCD file
56
        initial begin
57
            $dumpfile("waveform.vcd");
            $dumpvars(0, universal_shift_reg_tb);
        end
60
61
   endmodule
62
```

The provided Verilog code implements a Universal Shift Register, a digital circuit capable of shifting data in multiple modes. The module universal_shift_reg defines the behavior of the shift register based on the input signals clk, rst_n, select, parallel_in, serial_left_data_in, and serial_right_data_in. The shift register operates in three modes: Parallel-in Parallel-out (PIPO), Serial-in Serial-out (SISO), and Serial-out Serial-in (SOSI). In the PIPO mode, the register loads data in parallel from the parallel_in input. In the SISO mode, the register shifts data left or right based on the select input, with the leftmost or rightmost bit being replaced by serial_left_data_in or serial_right_data_in, respectively. The output p_dout provides the parallel output of the shift register, while s_left_dout and s_right_dout provide the leftmost and rightmost bits of the serial output, respectively. The testbench universal_shift_reg_tb verifies the functionality of the shift register by providing stimulus to its inputs and generating waveform data for analysis using a VCD file. The testbench initializes the inputs, toggles the clock, and terminates the simulation after a specified time. Overall, the code enables the simulation and verification of a versatile Universal Shift Register design.



3 wallace $tree_multiplier$

3.1 $wallace_t ree_m ultiplier module$

```
module wallace_tree_multiplier (
       input [3:0] A, // 4-bit input A
2
       input [3:0] B, // 4-bit input B
       output reg [7:0] P // 8-bit output P
5
   );
       reg [5:0] S [0:2]; // Sum register array
       reg [5:0] C [0:1]; // Carry register array
       reg [3:0] P_part [0:3]; // Partial product register
           array
10
       // Generate partial products
11
       always @* begin
            P_{part}[0] = \{A[0], B[0], 2'b00\};
           P_{part}[1] = \{A[1], B[1], 2'b00\};
14
           P_{part[2]} = \{A[2], B[2], 2'b00\};
15
            P_{part}[3] = \{A[3], B[3], 2'b00\};
16
17
18
       // Wallace Tree Reduction
19
       always @* begin
20
            // First Reduction Stage
           S[0] = P_part[0] + P_part[1];
           C[0] = &{1'b0, P_part[0], P_part[1]};
23
24
            // Second Reduction Stage
25
           S[1] = P_part[2] + P_part[3] + C[0];
26
           C[1] = &{P_part[2], P_part[3], C[0]};
27
            // Final Reduction Stage
            P = S[1] + C[1];
30
       end
31
32
   endmodule
```

3.2 testbench code

```
'timescale 1ns / 1ps
   module wallace_tree_multiplier_tb;
        // Inputs
        reg [3:0] A;
        reg [3:0] B;
        // Output
        wire [7:0] P;
        // Instantiate the Wallace Tree Multiplier module
12
        wallace_tree_multiplier dut (
13
             .A(A),
14
             .B(B),
15
             .P(P)
16
        );
17
18
        // Clock
19
        reg clk = 1'b0;
21
22
        // Toggle clock
        always #5 clk = ~clk;
23
24
        // Stimulus
25
        initial begin
26
             $dumpfile("wallace_tree_multiplier_tb.vcd");
27
             $dumpvars(0, wallace_tree_multiplier_tb);
28
29
             // Test cases
30
             A = 4'b0001; B = 4'b0001; #10; // A * B = 1 * 1 = 1
31
             A = 4'b0010; B = 4'b0010; #10; // A * B = 2 * 2 = 4
             A = 4'b0011; B = 4'b0011; #10; // A * B = 3 * 3 = 9
33
             A = 4'b0101; B = 4'b0111; #10; // A * B = 5 * 7 = 35
34
35
             // Add more test cases here if needed
36
37
             // End simulation
38
             $finish;
39
        end
40
41
        // Display results
42
        always @* begin
43
             display("A_{\square} = _{\square}\%b, _{\square}B_{\square} = _{\square}\%b, _{\square}P_{\square} = _{\square}\%b", A, B, P);
44
        end
45
   endmodule
```

Result

```
A = 0001, B = 0001, P = xxxxxxxx


A = 0001, B = 0001, P = 00000000

A = 0010, B = 0010, P = 00000000

A = 0011, B = 0011, P = 00000000

A = 0101, B = 0111, P = 00000000

A = 0101, B = 0111, P = 00001100
```



The provided Verilog code consists of two modules: wallace_tree_multiplier and wallace_tree_multiplier_tb.

The wallace_tree_multiplier module implements a Wallace Tree Multiplier, which is a high-speed multiplier architecture. It takes two 4-bit inputs, A and B, and produces an 8-bit output P.

Inside the module, it generates partial products (P_part) by multiplying corresponding bits of A and B and appending two zeros. Then, it performs Wallace Tree Reduction to sum up these partial products efficiently.

The wallace_tree_multiplier_tb module serves as a testbench for the wallace_tree_multiplier. It provides stimulus to the multiplier by assigning test cases to inputs A and B. The clock signal clk is toggled periodically to drive the simulation. The testbench captures the simulation results and displays them using \$display.

Test cases include simple multiplication scenarios like 1*1, 2*2, 3*3, and 5*7, and you can add more test cases as needed.

The simulation results are dumped into a VCD file named wallace_tree_multiplier_tb.vcd. You can visualize the simulation results using waveform viewers like GTKWave.