					C	GREEN CAR	D FOR LE	Gv8			
Arithmetic Operations		Assembly		code	9	Semant	ics	Comments			
- 3 3	ADD	Xd,	17	V		VF - V2 -	v7				
add			Xn,	Xm		x5 = x2 + x7			register-to-register		
add & set flags	ADDS	Xd,	Xn,	Xm		$x_5 = x_2 + x_7$			flags NZVC		
add immediate	ADDI	Xd,	Xn,	#uimm12		$x_5 = x_2 + \#19$			0 ≤ 12 bit unsigned ≤ 4095		
add immediate & set flags	ADDIS	Xd,	Xn,	#uimm	12		X5 = X2 + #19		flags NZVC		
subtract	SUB	Xd,	Xn,				x5 = x2 - x7		register-to-register		
subtract & set flags	SUBS	Xd,	Xn,	Xm		x5 = x2 -			flags NZVC		
subtract immediate	SUBI	Xd,	Xn,	#uimm	12	X5 = X2 -			0 ≤ 12 bit unsigned ≤ 4095		
subtract immediate & set flags	SUBIS	Xd,	Xn,	Xm		x5 = x2 -	#20		flags NZVC		
Data Transfer Operatio	ns As	sembl	Ly co	de	Se	emantics	Com	nent	ts		
load register	LDUR	Xt,		#simm91	1 X2	= M[X6, #18]	l doubl	e wor	d load into Xt from Xn + #simm9		
load signed word	LDURSW	Xt,		#simm91		= M[X6, #18]			to lower 32b Xt from Xn + #simm9; sign extend upper 32b		
load half	LDURH	Xt,		#simm9]		= M[X6, #18]			d to lower 16b Xt from Xn + #simm9; zero extend upper 48b		
load byte	LDURB	Xt,		#simm9]		= M[X6, #18]		byte load to least 8b Xt from Xn + #simm9 zero extend upper 46b			
store register	STUR	Xt,		#simm91		X5, #121 = X6		double word store from Xt to Xn + #simm9			
store word	STURW	Xt,		#simm91		X5, #121 = X6		word store from lower 32b of Xt to Xn + #simm9			
store half word	STURH	Xt,		(m_1, m_2) $m_1 = 1$ $m_2 = 1$ $m_3 = 1$ $m_4 = 1$ $m_5 = 1$ m			word store from lower 32b of Xt to Xn + #simm9				
store byte	STURB	Xt,		#simm9]		X5, #12] = X6 X5, #12] = X6			from least 8b of Xt to Xn + #simm9		
offset	STORE			#51111119] 56 to +2		AJ, #12] - A			bits signed immediate ≤ +255		
Oliset		ποτιια	152.	70 20 12	233		-230	- , ,	DICS Signed immediate = 1233		
move wide with zero move wide with keep	MOVZ	Xd,			: 0)/second (N = 16)/third (N = 32)/fourth (N = 48) f Xd b (#uimm) into the first (N = 0)/second (N = 16)/						
							(x's)	(N =	$\sim 32)/\text{fourth}$ (N = 48) 16b slot of Xd, without changing the other values		
register aliases		X28	= SP;	X29 =	FP; X	30 = LR; X.	31 = XZR				
Logical Operations	Assem	blv c	ode			Seman	tics		Using C operations of & ^ << >>		
and	AND	Xd,	Xn,						bit-wise AND		
and immediate	ANDI	Xd,	Xn,			X5 = X2 X5 = X2			bit-wise AND with 0 ≤ 12 bit unsigned ≤ 4095		
inclusive or	ORR	Xd,	Xn,	Xm		X5 = X2			bit-wise OR		
inclusive or immediate	ORRI	Xd,	Xn,	#uimm12		X5 = X2 X5 = X2			bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095		
exclusive or	EOR	Xd,	Xn,		Xm	X5 = X2			bit-wise EOR		
exclusive or immediate	EOR	Xd,	Xn,		#uimm12	X5 = X2 X5 = X2			bit-wise EOR with 0 ≤ 12 bit unsigned ≤ 4095		
logical shift left	LSL	Xd,	Xn,	#uimm6		X1 = X2			shift left by a constant ≤ 63		
logical shift right	LSR	Xd,	Xn,		#uimm6	X5 = X3			shift right by a constant ≤ 63		
Unconditional branches	Asse	mbly	code	S	emant	ics	Also k	now	n as Jumps		
branch	В	#simm	26 <u>c</u>	oto PC				C relative branch PC + 26b offset; -2^25 ≤ #simm26 2^25-1: 4b instruction			
branch to register	BR	Xt.	+	arget i				t contains a full 64b address			
branch with link	BL			30 = PC + 4; PC + #11000			PC relati 16 millio	PC relative branch to PC + 26b offset; 16 million instructions; X30 = LR contains return from subroutine address			
							© Eadum F	© Eadum Rovert			

Conditional branches		Assen	bly	cod	е		Semantics	Comments				
		CBZ	Xt		#simm19		If (X2 == 0) goto					
							PC + #99	≤ #simm26 ≤ 2^18-1 4b instructions				
conditional branch != 0		CBNZ	Xt		#simm19		If (X2 != 0) goto PC + #89	o if Xt = 0 branch to PC + 19b offset: -2^18 4b instructions ≤ #simm26 ≤ 2^18-1 4b instructions				
branch conditionally		B.cond	B.cond #simm19				PC + #89	if cond = true branch to PC +1 19b offset: -2^18 4b instructions				
branch conditionally		B.COIIG	B.COIIQ #SIRIRITY					<pre></pre>				
Conditional cases (con		d) Signed 1		d Nu	umbers	Unsi	igned Numbers	Comments				
=		В.	B.EQ Z=1			B.EQ	Z=1	equal				
≠		В.	B.NE Z=0			B.NE	Z=0	not equal				
<		В.	LT	N!=V		B.LO	C=0	less than: or lower				
<u> </u>		В.	LE	~(Z=	0 & N=V)	B.LS	~(Z==0 & N=V)	less than or equal: or lower or same				
>		В.	GT	(Z=0	& N=V)	B.HI	(Z=0 & C=1)	greater than: or higher				
≥		В.	GE	N=V		B.HS	C=1	great than or equal: or higher or same				
<u> </u>		В.	MI	N=1	B.PL	branc	h on minus: branch	h on plus				
			В.	VS	N=1 B.PL bra			ch on overflow set; branch on overflow clear				
Notes of	n FLAGS	NVZC		Se	et e	xplicitl	y by	arithmetic o	operations with "S" in the mnemonic			
negative	N	msb of re	esult = 1						negative result if operands are two's complement			
			\otimes (carry out of msb-1) = 1				indicates the result is an overflow if operands are two's complement					
zero	Z	result =	-					1 . 11				
carry	С	carry out of msb = 1					indicates the result is all zeros					
							indicates a	carry out of the msb of the result				
Pseudoi	nstructio	ons A	ssembly	у со	de	Sema	${ t ntics}$	Comments				
			MOV Xd			Xd = Xn			ment for ORR Xd, XZR, Xn			
			MOV Xd						ment for ORRI Xd, XZR, #uimm12			
compare CI		CMP Xn	, X1	Xm set		gs NVZC	text replaceme	ment for SUBS XZR, Xm, Xn				
			-									
							and Exams —they are not part of LEG8					
		CMPI Xn	,			J	text replacement for SUBIS XZR, Xm, #uimm12 but we interpret it as #simm11					
multiply M		MUL	X	d,	Xn,	Xm	Xd = Xn × Xm	n e e e e e e e e e e e e e e e e e e e				