EECS 270 – Introduction to Logic Design Winter 2013

12. Finite State Machine Design

Profs. Kang Shin & Valeria Bertacco

EECS Department
University of Michigan, Ann Arbor

Copyright © 2010 Frank Vahid

Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as <u>unanimated</u> pdf versions on publicly-accessible course websites. PowerPoint source (or pdf with animations) may <u>not</u> be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printouts of the slides available to students for a reasonable photocopying charge, without incurring royalties. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see http://www.ddvahid.com for information.

FSM Design

- Goal: Design a FSM that satisfies the requirements of the given problem description (spec.)
- Follow FSM analysis steps in reverse! (more or less)
 - 1) (optional) Construct state diagram
 - 2) Construct state/output table
 - 3) Create state assignments
 - 4) Create transition/output table
 - 5) Choose FF type
 - 6) Construct excitation/output table
 - Similar to transition/output table
 - 7) Find excitation and output logic equations



"Turn the crank"

"Art of design"

FSM Design Example

- Problem description: design a Moore FSM with one input IN and one output OUT, such that OUT is one iff IN is 1 for three consecutive clock cycles
- State table:

	_l II	l	
S	0	1	OUT
zero1s	zero1s	one1	0
one1	zero1s	two1s	0
two1s	zero1s	three1s	0
three1s	zero1s	three1s	1



State Assignments

— How many state variables are needed to encode four states?

2

– In general, if we have n states, how many state variables are needed to encode those states?

$$\lceil \log_2 n \rceil$$

State name	Q_1	Q_0
zero1s	0	0
one1	0	1
two1s	1	0
three1s	1	1


These state assignments may seem rather arbitrary – that's because they are! We will soon see the impact that state assignments have on our final circuit...

Transition/output table

State/Output Table:

	₁ 1	1				
S	0	1	OUT			
zero1s	zero1s	one1	0			
one1	zero1s	two1s	0			
two1s	zero1s	three1s	0			
three1s	zero1s	three1s	1			





Transition/Output Table:

			_	
			N	
Q_1	Q_0	0	1	OUT
0	0	00	01	0
0	1	00	10	0
1	0	00	11	0
1	1	00 00 00 00	11	1
		Q_1^{\dagger}	Q_0^+	

- Choose FF type:
 - Using D flip-flops will simplify things (as we'll see below...)
- Excitation table
 - Shows FF input values required to create next state values for every current state/input combination
 - If we're designing with D FFs, entries in excitation/output table are the same as those in transition/output table!
 - Because of D FF characteristic equation: Q+ = D


			N	
Q_1	Q_0	0	1	OUT
0	0	00	01	0
0	1	00	10	0
1	0	00	11	0
1	1	00	11	1
		$\overline{D_1}$	$\overline{D_0}$	




Excitation Logic


Excitation/Output

Table: IN OUT $\begin{array}{c|c} Q_1 & Q_0 \\ \hline 0 & 0 \end{array}$ 00 01 0 00 10 0 1 00 0 0 1 00 $D_1 D_0$



D_1	Q ₀						
IN	Ŏ0	01	11	10			
0							
1		1	1	1			
$D_1 = Q_0 \cdot IN + Q_1 \cdot IN$							
	$= \tilde{I}$	$N \cdot ($	Q_0 +	Q_1			





$$\begin{split} D_0 &= Q_1 \cdot IN + Q_0 \cdot IN \\ &= IN \cdot \left(Q_1 + \overline{Q_0}\right) \end{split}$$

• Output Logic



$$OUT = Q_1 \cdot Q_0$$


• Circuit:

Excitation Equations:

$$D_0 = IN \cdot \left(Q_1 + \overline{Q_0}\right)$$

$$OUT = Q_1 \cdot Q_0$$

 $D_1 = IN \cdot (Q_0 + Q_1)$



In Class Exercise

Design a state/output table for the following problem specification:

Combination lock: Two inputs, X and Y, encode a binary number between 0 and 3 (X is MSB, i.e., $XY = 10 \rightarrow 2$). A single output signal UNLOCK should be set to 1 iff the sequence 1, 2, 1 occurs on the inputs in three consecutive clock cycles

		ΧΥ				l
	S	00	01	10	11	UNLOCK
got nothing	Α	Α	В	Α	Α	0
got "1"	В	Α	В	C	Α	0
got "1,2"	С	Α	D	Α	Α	0
got "1,2,1"	D	Α	В	C	Α	1
				S ⁺		



FSM Transition List Design: 50s Vending Machine

Inputs

- d: asserted when user inserts dime
- n: asserted when user inserts nickel
- c: asserted when user presses candy button
- s: asserted when user presses soda button

Outputs


- dc: dispenses candy when asserted
- ds: dispenses soda when asserted
- cr: 4-bit unsigned number, represents the user's credit

Specifications

- All inputs are one-hot
- Candy costs 10 cents, soda costs 15 cents
- Money need only be counted up to 15 cents



Vending Machine State Diagram and Transition List



Output Table

	Q_2	Q_1	Q_0	cr	dc	ds
Α	0	0	0	"0"	0	0
В	0	0	1	"5"	0	0
С	0	1	0	"10"	0	0
D	0	1	1	"0"	1	0
Ε	1	0	0	"15"	0	0
F	1	0	1	"5"	1	0
G	1	1	0	"0"	0	1

Transition List

S	$Q_2Q_1Q_0$	Transition Expression	S⁺	$\bigcap_{a}^{\dagger} \bigcap_{b}^{\dagger} \bigcap_{a}^{\dagger}$
$\frac{S}{A}$	$\frac{\mathbf{Q}_{2}\mathbf{Q}_{1}\mathbf{Q}_{0}}{0\ 0\ 0}$	n	В	0 0 1
Α	0 0 0	d	С	0 1 0
Α	0 0 0	n.d	A	0 0 0
В	0 0 1	n	С	0 1 0
В	0 0 1	d	Е	1 0 0
В	0 0 1	n∙d	В	0 0 1
С	0 1 0	n+d	Е	1 0 0
С	0 1 0	С	D	0 1 1
С	0 1 0	n⋅d⋅c	С	0 1 0
D	0 1 1	1	Α	0 0 0
Ε	1 0 0	С	F	1 0 1
Ε	1 0 0	S	G	1 1 0
Е	1 0 0	Īs∙Ū	Е	1 0 0
F	1 0 1	1	В	0 0 1
G	1 1 0	1	Α	0 0 0 10

Transition List

S	Q_2	Q_1	Q_0	Transition Expression	S⁺	$Q_2^{\scriptscriptstyle{+}}$	Q [†]	\mathbf{Q}_{0}^{\dagger}
A	0	0	0	n	В	0	0	1
Α	0	0	0	d	С	0	1	0
Α	0	0	0	n∙d	Α	0	0	0
В	0	0	1	n	С	0	1	0
В	0	0	1	d	Е	1	0	0
В	0	0	1	n∙d	В	0	0	1
C	0	1	0	n+d	Е	1	0	0
С	0	1	0	С	D	0	1	1
С	0	1	0	n·d·c	С	0	1	0
D	0	1	1	1	Α	0	0	0
Ε	1	0	0	С	F	1	0	1
Ε	1	0	0	S	G	1	1	0
Ε	1	0	0	<u>s</u> ⋅c	Ε	1	0	0
F	1	0	1	1	В	0	0	1
G	1	1	0	1	Α	0	0	0

$$\begin{split} D_2 &= Q_2^+ = \overline{Q}_2 \overline{Q}_1 Q_0 d + \overline{Q}_2 Q_1 \overline{Q}_0 (n+d) \\ &+ Q_2 \overline{Q}_1 \overline{Q}_0 c + Q_2 \overline{Q}_1 \overline{Q}_0 s + Q_2 \overline{Q}_1 \overline{Q}_0 \overline{sc} \end{split}$$

$$\begin{split} D_1 &= Q_1^+ = \overline{Q}_2 \overline{Q}_1 \overline{Q}_0 d + \overline{Q}_2 \overline{Q}_1 Q_0 n + \overline{Q}_2 Q_1 \overline{Q}_0 c \\ &+ \overline{Q}_2 Q_1 \overline{Q}_0 \overline{n} \overline{d} \overline{c} + Q_2 \overline{Q}_1 \overline{Q}_0 s \end{split}$$

$$\begin{split} D_0 &= Q_0^+ = \overline{Q}_2 \overline{Q}_1 \overline{Q}_0 n + \overline{Q}_2 \overline{Q}_1 Q_0 \overline{nd} + \overline{Q}_2 Q_1 \overline{Q}_0 c \\ &+ Q_2 \overline{Q}_1 \overline{Q}_0 c + Q_2 \overline{Q}_1 Q_0 \end{split}$$

Output Table


$Q_2Q_1Q_0$				cr	dc	ds
Α	0	0	0	"0"	0	0
В	0	0	1	"5"	0	0
С	0	1	0	"10"	0	0
D	0	1	1	"0"	1	0
Ε	1	0	0	"15"	0	0
F	1	0	1	"5"	1	0
G.	1	1	0	"0"	0	1

$$dc = \overline{Q}_2 Q_1 Q_0 + Q_2 \overline{Q}_1 Q_0$$

$$ds = Q_2 Q_1 \overline{Q}_0$$



50s Vending Machine: Mealy Implementation



The Mealy implementation uses fewer states, and therefore fewer FFs!


State Assignments


Back to our combinational lock example...

1								
S	00	01	10	11	UNLOCK			
Α	Α	В	Α	Α	0			
В	Α	В	С	Α	0			
С	Α	D	Α	Α	0			
D	Α	В	С	Α	1			
	$\overline{S^{\!\scriptscriptstyle{+}}}$							

S	Q_1	Q_0	
A	9	0	1
A B C	0	1	
C	-1	1	7/
D	1	0	

1	1						
Q_1Q_0	00	01	10	11	UNLOCK		
0 0	00	01	00	00	0		
0 1	00	01	11	00	0		
11	00	10	00	00	0		
10	00	01	11	00	1		
$\overline{Q_1^+ Q_0^+}$							





Minimal SOP: 26 literals

Minimal POS: 20 literals





13

Another state assignment approach

Maximize the number of 1's

XY										ı		X	Υ		I
S	00	01	10	11	UNLOCK	S	Q_1	Q_0	_	Q_1Q_0	00	01	10	11	UNLOCK
Α	Α	В	Α	Α	0	A	1	1 1		11	11	01	11	11	0
В	Α	В	С	Α	0	B	0	1		0 1	11	01	10	11	0
С	Α	D	Α	Α	0	/ -	0	1		10	11	00	11	11	0
D	Α	В	С	Α	1		1	0 1		0 0	11	01	10	11	1
'	l	_	S ⁺		1	D	0	0		·		Q_1^+	Q_0^+		





Minimal SOP: 10 literals

Minimal POS: 9 literals



EECS270 - Using smarter state assignments improved the Introduction to Logic Design Copyright © 2013 Next-state circuit cost from 20 literals to 9 literals!

Another approach: use more flip-flops

one-hot encodings (with the addition of 000)

	•	Y	Υ					1	X	Υ		I
S	00	01	10	11	UNLOCK	$S \mid Q_2 \mid Q_1 \mid Q_0$	$Q_2Q_1Q_0$	00	01	10	11	UNLOCK
$\frac{S}{A}$	A	 B	A	A	0	ΔΩΩΩ	0 0 0	000	001	000	000	0
		_		^		A 0 0 0	0 0 1	000	001	010	000	0
В	A	В	C	A		B 0 0 1	0 1 0	000	100	000	000	0
С	Α	D	Α	Α	0	C 0 1 07	1 0 0			010	000	1
D	Α	В	С	Α	1	$D \mid 1 \mid 0 \mid 0$	1 0 0	000	001		000	'
		_	S ⁺			B 1 0 0			Q_2^{\dagger}	$\mathbf{Q}_1^{T} \mathbf{Q}_0^{T}$		

Read minterms directly off of transition table:

$$\begin{aligned} Q_0^+ &= \overline{X}Y \Big(\overline{Q}_2 \overline{Q}_1 \overline{Q}_0 + \overline{Q}_2 \overline{Q}_1 Q_0 + Q_2 \overline{Q}_1 \overline{Q}_0 \Big) \\ &= \overline{X}Y \Big(\overline{Q}_2 \overline{Q}_1 + \overline{Q}_1 \overline{Q}_0 \Big) \\ &= \overline{X}Y \overline{Q}_2 \overline{Q}_1 + \overline{X}Y \overline{Q}_1 \overline{Q}_0 \\ Q_1^+ &= X \overline{Y} \overline{Q}_2 \overline{Q}_1 Q_0 + X \overline{Y} Q_2 \overline{Q}_1 \overline{Q}_0 \\ Q_2^+ &= \overline{X}Y \overline{Q}_2 Q_1 \overline{Q}_0 \end{aligned}$$

EECS270 - 23 literals
Introduction to Logic Design
Copyright © 2013


How many states are *really* in our new state machine?


What happened to the other 4 states???

Unused States

- Previous design: all unused states were implicitly assigned a next state of 000 (state A)
- This is known as a safe design
 - If noise causes the machine to enter an unused state, it will return to a used state under any input conditions

EECS270 - Introduction to Logic Design
Copyright © 2013







- Efficient Design:

 Treat the next-states
 and outputs of
 unused states as
 don't cares
 - Minimizes circuit cost!
- If an unused state is ever entered, state machine may never return to normal operation

	EECS270 - Introduction to Logic Design Copyright © 2013
--	---



Finding transition equations now requires 5-variable K-maps!



- State clustering
 assigns unused
 states to behave like
 used states
- If noise causes an unused state to be entered, the machine will return to a used state in a single clock cycle

Q_2	Q_1	Q_0	00	01	10	11	UNLOCK		
0	0	0	000	001	000 010	000	0		
0	0	1	000	001	010	000	0		
/ 0	1	Χ	000	100	000	000	0		
_/ 1	Χ	X	000	001	000 010	000	1		
$\overline{Q_2^+ Q_1^+ Q_0^+}$									

Represents 010 (C) and 011 (u1)

Represents 100 (D), 101 (u2), 110 (u3), and 111 (u4)

