GraFlex: Flexible Graph Processing on FPGAs through Customized Scalable Interconnection Network

Chunyou Su¹, Linfeng Du¹, Tingyuan Liang¹, Zhe Lin², Maolin Wang³, Sharad Sinha⁴, Wei Zhang¹

¹The Hong Kong University of Science and Technology (HKUST)

² Sun Yat-sen University

³ AI Chip Center for Emerging Smart Systems (ACCESS)

⁴ Indian Institute of Technology Goa

Mar. 5, FPGA 2024





Outline

- Graph Processing on FPGAs
- Background
- **■** GraFlex Overview
- GraFlex Design Methodology
- **■** Evaluation

Graph Processing on FPGAs

- Designing Efficient Graph Accelerators is Challenging
 - Extremely low memory bandwidth utilization (Memory)
 - Irregular memory access pattern
 - Variation in memory traces among parallel PEs
 - Efficiently deploying parallel graph algorithms on hardware is difficult (Computing)
 - Global synchronization
 - Run-time load imbalance
- FPGA is ideal for Application-specific Architectures
 - Fast design customization
 - Flexible memory manipulation
 - High power efficiency
- Early-stage studies stick to RTL design and tend to buffer the entire graph on the scratchpad memory
- More recently, High-Level Synthesis (HLS) design methodology and HBM devices promote the revolution of FPGA graph-based processing

Graph Processing on FPGAs

Table 1: A Review of Recent Graph Processing Frameworks on FPGAs

Works	Program. Model	Interconnect	\mathbf{PL}^1	App^2	Graph Fmt.
Graphlily [18]	Linear Algebra	Crossbar	HLS	4	CPSR
GraphScale [12]		Two-level Crossbar	HDL	3	Inverse CSR
ThunderGP [6, 7]	GAS	Shuffling Logic [4]	HLS	7	COO
1 - 1	GAS	Multi-stage Butterfly	HLS	3	COO
ACTS [21]	GAS	None	HLS	4	ACTPACK
GraFlex	Scatter-Gather	Multi-stage Butterfly	HLS	6	CSR
1					


¹ Required Programming Language for development.

Remaining challenges to be tackled...


- The linear algebra and the GAS (<u>Gather-Scatter-Apply</u>) model may limit the frameworks' **expressive efficiency** to certain graph applications. GraphScale is flexible (vertex-centric), but developed with HDL.
- Prior works' customized crossbars and data shuffling logic are resource-intensive and require non-trivial effort to scale up.
- Works based on **edge parallelism** impose much higher **storage requirements** (2|E|) than the **vertex-parallel** ones (|V|+|E|), limiting the input graph size.

² Number of evaluated graph applications with the system.

Background: The Scatter-Gather Model




Example Graph



- Scatter-Gather Model: A vertex-parallel abstraction for distributed graph processing
 - Scatter PE
 - Sending out messages from active source vertices to their adjacent destinations
 - Gather PE
 - Collecting messages and updating vertex states accordingly

Background: The BSP Paradigm




Algorithm 1: Scatter-Gather Model with BSP Paradigm

```
Input: Graph G = (V, E) partitioned as \{G_i = (V_i, E_i)\}
1 bspSuperstep = 0;
   foreach partition G<sub>i</sub> assigned to CU<sub>i</sub> do
         Initialize vertex state S_i:
        Prepare activeVertices_i from V_i;
4
        while activeVertices_i \neq \emptyset do
5
              foreach vertex v_i \in activeVertices_i do
                   do in parallel
                        outPacket_i \leftarrow Scatter(v_i);
                        bspNetwork(outPacket<sub>i</sub>, inPacket<sub>i</sub>);
                         S_i \leftarrow Gather(inPacket_i, S_i);
10
              Update active Verticesi;
11
             bspSynchronize();
12
              bspSuperstep = bspSuperstep + 1;
13
```

- The BSP parallel programming paradigm
 - Parallel computing units (CUs) for local computation
 - □ Interconnection network that allows data exchange among CUs
 - □ The central **controller** that enables **global synchronization** of multiple CUs
- Adopting BSP to the Scatter-Gather model in GraFlex
 - One Scatter PE and a group of Gather PEs are mapped to a BSP CU
 - Multiple CUs are managed by a central controller
 - Implementation of customized interconnection network


GraFlex Overview: Framework Flow



- Bottom Layer: RTL-based infrastructure IP library
- Middle Layer: Automatic GraFlex flow
- Top Layer: HLS-based design paradigm

GraFlex Overview: Architecture


■ Throughput-Matching Design: Balance between performance and resources



- ①: Data transfer rate of the main memory: $\frac{W_{AXI_D}}{W_e} \times N_C$
- **2**: Bandwidth of the interconnect: $N_{I/O}$
- **3**: Data processing rate of Gather PEs: $\frac{N_G}{II_{Gather}}$


$$\frac{W_{AXI_D}}{W_e} \times N_c \le N_{I/O} \le \frac{N_G}{II_{Gather}}$$


Graph Data Organization



- Compact Storage
 - CSR (|V|+|E|) over COO (2|E|)
- Pre-processing & Partitioning
 - m-src, n-dst 2D modulo partition
- Application-specific Modification
 - Carry property values in the high significance bits (prop, idx)
- Data Packing
 - Aligning with AXI DATA_WIDTH to fully utilize the memory bandwidth
 - Padding extra data as sentinel values


Customized Interconnection Network






- Multi-stage butterfly topology
 - Reducing resource usage, mitigating routing and timing difficulties
- Network Customization
 - 2x2 or 4x4 switch units at each stage (switch type <-> latency)
 - Distributed RAM or BRAM for FIFO implementation (depth <-> width <-> resources)
 - Jointly consideration of memory interfaces and PE throughput (recall throughput-matching design)

Memory Access Optimizations



Memory Access Optimizations

Coalesced Memory Access Modeling



$$\begin{split} N_D &= \sum_{v=0}^{batchSize} \left[\frac{out_degree(v)}{W_{AXI_D}/W_e} \right], N_T = \left[\frac{N_D}{16} \right] \\ BW_{ori} &= \frac{N_D}{N_{Idle} \times batchSize + N_T + N_D} \\ BW_{opt} &= \frac{N_D}{N_{Idle} \times \left[\frac{N_T}{16} \right] + N_T + N_D} \end{split}$$

Table 7: Mean and Variance of Memory Bandwidth Utilization

Graph	MG	HW	OR	PK	AM	TC	GG	HD
$\overline{BW_{ori}}$	83.67%	40.19%	43.26%	16.77%	7.85%	12.89%	6.63%	8.22%
$\overline{BW_{opt}}$					66.51%	66.78%	64.27%	66.53%
$\overline{BW_{opt}}/\overline{BW_{ori}}$	1.04×	2.09×	1.95×	4.20×	8.47×	5.18×	9.69×	8.09×

- □ 1.04x ~ 9.69x improvement in memory bandwidth utilization
- Generally, more benefits are obtained from sparser graphs

Experimental Setup

- System settings
 - AMD Ryzen 5900X CPU + 128 GB DDR4 Memory
 - AMD Xilinx Alveo U280 Board (two-stack 8 GB HBM2)
- Graph Datasets
 - Eight real-world graphs publicly available
- Benchmarking applications
 - Six popular applications
 - BFS, SSSP, WCC, CC, SpMV and PageRank
- Baseline
 - ThunderGP Alveo U280 implementation^{*}

System Configurations per Application

- Graph Partition Scheme
- CSR Data Format
- Interconnect Configurations
- Initiation Interval (II) for the Gather PEs

Table 2: Graph Datasets for Evaluation

Graphs	Type	V	E	Density
mouse-gene (MG)	Undirected	45.1K	14.5M	7.13 E-3
ca-hollywood-2009 (HW)	Undirected	1.1M	56.3M	4.65 E-5
com-orkut (OR)	Undirected	3.1M	117.2M	1.22 E-5
pokec-relationships (PK)	Directed	1.6M	30.6M	$1.20E{-}5$
amazon-2008 (AM)	Directed	735.3K	5.2M	9.62 E-6
wiki-topcats (TC)	Directed	1.8M	28.5M	8.80 E-6
web-google (GG)	Directed	875.7K	5.1M	6.65 E-6
web-hudong (HD)	Directed	2.0M	14.9M	3.73 E-6

Table 3: System Configurations per Application

App.	Partition	W_{AXI_D}	$W_{prop} + W_{idx}^{1}$	$(N_{net}, N_{I/O}, W_{pkt})^2$	II_{Gather}
BFS	32-src	128b	0b + 32b	(1, 128, 32b)	2
SSSP	32-src	128b	8b + 24b	(1, 128, 48b)	2
WCC	32-src	128b	0b + 32b	(1, 128, 48b)	2
CC	32-src	128b	0b + 32b	(1, 128, 32b)	2
SpMV	4-src, 8-dst	256b	32b + 32b	(8, 16, 66b)	3
PR	4-src, 8-dst	256b	32b + 32b	(8, 16, 66b)	3

 $^{{}^{1}}W_{prop}$: bit width of the property; W_{idx} : bit width of the index

 $^{{}^{2}}N_{net}$: number of networks, W_{pkt} : bit width of the network packets

^{*}Xinyu Chen, Feng Cheng, Hongshi Tan, Yao Chen, Bingsheng He, Weng-Fai Wong, and Deming Chen. 2022. ThunderGP: resource-efficient graph processing framework on FPGAs with HLS. ACM Transactions on Reconfigurable Technology and Systems 15, 4 (2022), 1–31.

Table 4: Traversal Throughput (MTEPS)

Best Ca	ase	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			
BFS	SSSP	WCC	CC	SpMV	PR
8,731	8,459	11,673	8,477	12,310	11,240
11,013	11,060	13,278	10,681	12,018	9,260
9,876	10,137	11,881	9,574	-	-
7,824	7,916	10,202	7,542	6,266	5,863
5,048	5,126	6,909	4,902	2,535	2,420
3,376	3,410	6,072	3,278	4,519	4,302
4,429	4,511	5,805	4,275	2,117	2,014
5,160	5,265	6,890	5,005	2,658	2,382
6,039	6,081	8,273	5,851	4,812	4,371
4,251	3,689	3,959	3,808	5,308	3,878
1.42×	1.65 ×	2.09×	1.54 ×	0.91 ×	1.13×
	8FS 8,731 11,013 9,876 7,824 5,048 3,376 4,429 5,160 6,039 4,251	8,7318,45911,01311,0609,87610,1377,8247,9165,0485,1263,3763,4104,4294,5115,1605,2656,0396,0814,2513,689	BFSSSSPWCC8,7318,45911,67311,01311,06013,2789,87610,13711,8817,8247,91610,2025,0485,1266,9093,3763,4106,0724,4294,5115,8055,1605,2656,8906,0396,0818,2734,2513,6893,959	BFS SSSP WCC CC 8,731 8,459 11,673 8,477 11,013 11,060 13,278 10,681 9,876 10,137 11,881 9,574 7,824 7,916 10,202 7,542 5,048 5,126 6,909 4,902 3,376 3,410 6,072 3,278 4,429 4,511 5,805 4,275 5,160 5,265 6,890 5,005 6,039 6,081 8,273 5,851 4,251 3,689 3,959 3,808	BFS SSSP WCC CC SpMV 8,731 8,459 11,673 8,477 12,310 11,013 11,060 13,278 10,681 12,018 9,876 10,137 11,881 9,574 - 7,824 7,916 10,202 7,542 6,266 5,048 5,126 6,909 4,902 2,535 3,376 3,410 6,072 3,278 4,519 4,429 4,511 5,805 4,275 2,117 5,160 5,265 6,890 5,005 2,658 6,039 6,081 8,273 5,851 4,812 4,251 3,689 3,959 3,808 5,308 1.42× 1.65× 2.09× 1.54× 0.91×

¹Excluding OR dataset for fair comparison with ThunderGP [6].

Throughput Results

- Generally, throughput goes down with graph density (same app.), which entails that the upstream data transfer (1) becomes the performance bottleneck.
- GraFlex performs best on WCC, achieving 2.09x
 speedup in geometric mean
- For **BFS**, **SSSP** and **CC**, GraFlex also achieves significant speedup on average
- For **SpMV**, GraFlex maintains high performance for denser graph datasets (MG & HW).
- Sparser datasets bring more severe performance degradation due to inefficient global reduction of partial sums.

Table 5: Resource Utilization

App.	BRAM		URAM		CLB	DSP		
лрр.	G	T	G	T	G	T	G	T
BFS	26.79% (6.34%)	61%	66.67%	60%	55.62% (12.96%)	94%	0.04%	0.04%
SSSP	39.48% (12.68%)	65%	66.67%	53%	57.68% (17.95%)	88%	0.04%	0.04%
WCC	33.13% (12.68%)				63.31% (17.85%)		I	0.04%
CC	23.61% (6.34%)	62%	66.67%	60%	57.19% (13.06%)	91%	0.04%	0.04%
SpMV	71.23% (0%)	66%	43.33%	68%	77.59% (14.12%)	98%	22.74%	2.44%
PR	71.23% (0%)	63%	43.33%	60%	76.75% (14.64%)	92%	22.74%	0.4%

Note : **G**: GraFlex, with interconnect resource breakdown in brackets (w.r.t hardware budget, if any); **T**: ThunderGP [6].

Table 6: Kernel Frequency and Power Consumption

	BFS		BFS		BFS SSS		SP	WCC		CC		SpMV		PR	
	G	T	G	T	G	T	G	T	G	T	G	T			
Freq. (MHz)	175	250	180	243	160	258	170	251	190	250	180	267			
Power (W)	42	52	44	52	43	49	42	48	51	58	50	50			

Note: G: GraFlex (Ours); T: ThunderGP [6].

Resource, Frequency and Power

- Compared to ThunderGP, GraFlex achieves
 ~27% CLB saving on average due to the resource-efficient interconnection network
- GraFlex achieves 160~190 MHz among all six applications implemented. Further frequency improvement requires systematic physical design optimizations
- Compared to ThunderGP, GraFlex achieves a ~12% average reduction in terms of power consumption.

Traversal Throughput versus Algorithm Throughput

■ Example: avoiding redundant traversals with more efficient BFS algorithm


Table 8: Algorithm Throughput of BFS with Two Implementations

Throughput (MTEPS)								HD
Bellman-Ford 1 (T_B)								
Dijkstra's 2 (T_D)	7,689	8,180	7,624	5,528	1,377	1,166	1,349	1,369
Speedup (T_D/T_B)	5.31	5.95	6.17	3.53	5.74	46.64	5.17	3.71

¹Kernel frequency = 175 MHz. ²Kernel frequency = 160 MHz.

Scalability Evaluation

- BFS Traversal Throughput on Different Datasets
- Almost-Linearity of Throughput v.s. the number of PEs



Thanks for your attention!

Q & A