INTERFACING THE TMS\_320\_10
DIGITAL SIGNAL PROCESSOR

Written by :

Robert Smith

Co-ordinator : Dr R. Radzyner (U.N.S.W.)

Supervisor: Mr. P. Mallon (D.M.R.)

Department of Electrical Engineering,

School of Electrical Engineering and Computer Science,

University of New South Wales,

Sydney, Australia.

This Thesis is submitted in partial fulfilment of the requirement for the Degree of Bachelor of Engineering.

November 1985

Being a multiple year project for the Department of Main Roads, this thesis/project will involve the interfacing of a Digital Signal Processing (DSP) Integrated Circuit (I.C.) to a development system. As an introduction to the Texas Instruments TMS 320 10 DSP I.C., the Intel 2920 was briefly looked at.

Most of the time spent was in exploring the TMS\_320\_10 in its Evaluation Monitor (EVM) environment, the recently industry adopted Versa Module Europa (VME) bus system and the capabilities of the various controllers: the D.M.R's EPSON HX-20 personal computer, and the Eurocard Micro\_processor Controller (EMC) card.

From this exploration, the possibility of using the VME bus system was ruled out as there was no immediate access to it. However, the body of this work is centered on the application of the TMS\_320\_10 as a 'front end' processor to a Motorola development based system with the MC 6803 as the heart.

An interface between the TMS 320 10 and the EMC card was developed, and a simple handshaking stop and wait protocol was implemented. The 'last minute' hardware redesign proved beneficial and due to a time constraint, the software needs a maximum of three hours of patching before the system is fully operational.

98

46

; 2

o a

#### ACKNOWLEDGEMENTS

I would like to acknowledge the following people for giving me the incremental direction at the right time throughout the year:

Mr. Philip Mallon, my supervisor at the Department of Mains Roads (D.M.R.) for giving me the opportunity to experience more of the outside world, and supplying the equipment to work with,

Dr. Robert Radzyner, for being my co-ordinator here at the University and having lots of patience, persistence and ideas,

Mr. Tom Millett, for being there to bounce many ideas off and being eager with many suggestions,

Mr. Douglas Randall, for having the 'right I.C. at the right time',

Mr Philip Wolstonecroft, for clearing up my initial problems with the Eurocard Micro processor Card,

Peter Chubb, having some experience with the Amsterdam Compiler Kit,

Tony Chand, an old friend, offering to do the 'last minute' proof reading, and

My Family, having to put up with me during the course.

## CONTENTS

1.	OVERVI	W	1
	1.1	Introduction	1
	1.2	Scope of the Thesis	2
	1.3	Statement of achievement	2
	1.4	Prior Work	3
	1.5	Signal Processing	3
2.	INTROD	CTION	6
	2.1	Conventions	6
	2.2	Outline of the rest of this Thesis	6
	2.3	Thesis Development	. 8
		2.3.1 Signal Processing	8
		2.3.2 Example	9
3.	CONCEP	OF INTERFACING	13)
	3.1	Introduction	
	3.2	Interfacing	13
	3.3	Stop and Wait Protocol	14
4.		CONSIDERATIONS	$\smile$
	4.1	Learning Curve	17
	4.2	Resource Availability	
	4.3	Manufactured Boards	17
		4.3.1 VME bus system	18
		4.3.2 Evaluation Monitor	18
		4.3.3 EPSON HX-20	19
		4.3.4 Eurocard Micro_processor Controller card	1,9
	4.4	Half Duplex Communication	
5.	SYSTEM	CONFIGURATION	(22

	•				
·	5.2		_		
	5.3	EMC card	d (EM_550)	: The Master	24
6.	EVALUATION MONITOR SYSTEM				
	6.1	Functional Overview			26
	6.2	TMS_320_10 Itself 2'			
	6.3	Organis,	tion		28
		6.3.1	Hardware.		28
		·	6.3.1.1	Isolation of the TMS_320_10	29
			6.3.1.2	Data Acquisition Board	30
		6.3.2	Software.		32
			6.3.2.1	Reverse Assembly	33
			6.3.2.2	Modifications	33
	6.4	Hangups			34
7.	EUROCA	RD MICRO	_PROCESSOR	CONTROLLER	(36
	7.1	Introdu	ction		36
	7.2				
		7.2.1	Advantage	S	36
		7.2.2		ions	37
		• ~ • ~	Mod111cat	,10115	
	7.3	7.2.3	Difficult	ies	. 39
	7.3	7.2.3 Software	Difficult e Obstacles	ies	39 39
	7.3	7.2.3 Software	Difficult e Obstacles	ies	39 39
	7.3	7.2.3 Software	Difficult e Obstacles Monitor.	ies	39 39 39
8.	INTERE	7.2.3 Softward 7.3.1 7.3.2 7.3.3	Difficult e Obstacles Monitor Traps	cies	39 39 40 41
8.	INTERE	7.2.3 Software 7.3.1 7.3.2 7.3.3 TACE OVER	Difficult e Obstacles Monitor. Traps VIEW	ies.	39 39 40 41
8	INTERE	7.2.3 Software 7.3.1 7.3.2 7.3.3 TACE OVER	Difficult e Obstacles Monitor. Traps VIEW	cies	39 39 40 41
8.	INTERE	7.2.3 Software 7.3.1 7.3.2 7.3.3 FACE OVER Introdu Design	Difficult e Obstacles Monitor. Traps VIEW ction Phase	ies.	39 39 40 41 41

en en la compart de la com La compart de la compart d

P.TO.

	8.4	Interface Development4	<del>1</del> 3
9.	INTERFA	CE HARDWARE	15)
	9.1	Introduction4	<del>1</del> 5
	9.2	Re_statement of Problem 4	15
	9.3	Considerations4	<del>1</del> 5
		9.3.1 TMS_320_104	ŧ6
		9.3.2 EMC card	46
	9.4	Circuit Operation4	17
		9.4.1 Initial Conditions	47
		9.4.2 Master Sending (Slave Receiving)4	17
		9.4.3 Slave Sending (Master Reading)	50
	9.5	Advantages 5	51
10.		ACE SOFTWARE	
	10.1	Introduction	53
		Protocol Reminder 5	
		TMS_320_10 Data and Program Memory	
		for the EMC card	
	10.5	for the TMS_320_10	55
		10.5.1 Test Program 5	
		10.5.2 Operation	
	10.6	Further Work	
		10.6.1 Problems	59
		10.6.2 Extensions	
11.	FUTURE	CONSIDERATIONS	61)
	·	Introduction	
	11.2	Limitations	
	11.3	TMS_320_20	62
-	~ 11.4	VME bus	62

and the state of t

P.T. O.

13.	REFERE	NCES		65
14.	COMMEN	TS BY MAR	RKER	68
15.	APPEND	ICES		71
	15.1	Down Loa	ding	72
		15.1.1	into the EMC card	72
		15.1.2	into the EVM	72
			15.1.2.1 Bugs	74
		15.1.3	Differences	74
	15.2	TMS_320	Brief	76
	·	15.2.1	Comparison between '10 and '20	76
		15.2.2	Features of the TMS_320_20	.76
		15.2.3	The Architecture	77
	15.3	Commands	for the EMC card interface	79
	15.4	Evaluati	on Monitor, Features	80
		15.4.1	Housing for Data Acquisition Board	80
	15.5	Program	Listings	82
		15.5.1	Master (EMC card)	82
	,	15.5.2	Slave (TMS_320_10)	82
	15.6	Test Pro	grams	83
		15.6.1	S record format	83
		15.6.2	MC_6803 port 1 testing	83
		15.6.3	Memory Test for TMS_320_10	81
	15.7	Buses		87
		15.7.1	in General	87
	·	15.7.2	VME Overview	87
	15.8	Timing I	Diagrams for the TMS_320_10	91
	15.9	Worked e	example for Slave Program	92

Applitation of the action of the control of the con

AND A TWO CONTROL OF A SECRETAR OF A CO.

	15.10	Circuit Diagram	
		15.10.1 of the EVM board	
:		15.10.2 of the Interface	94
6.	TABLE	OF FIGURES	95

Control of the Contro

SEED LEED AND LEED RECEIVED LOOK OF THE VALUE OF NEXT OF THE PROPERTY OF SECURIOR SECTION AND A SECURIOR SECURI

 $\mathbb{C}^{N}$ 

# TABLE OF FIGURES

Figure	1.1.	Example of a Digital Modem (receiver)	4
Figure	2.1.	Thesis Development	10
Figure	3.1.	Interface	14
Figure	3.2.	Protocol	15
Figure	4.1.	n - Duplex Communication	21
Figure	5.1.	Links bewteen chapter 5 to 10	22
Figure	5.2.	System Block Diagram	23
Figure	6.1.	Address Lines of the EVM	29
Figure	6.2.	Data Lines of the EVM	30
Figure	6.3.	A/D conversion	32
Figure	6.4.	D/A conversion	34
Figure	6.5.	EVM RS-232 Communication	37
Figure	7.1.	EMC card Block Diagram	42
Figure	8.1.	Design Process	44
Figure	8.2.	Intermediate Chapter Overview	48
Figure	9.1.	Functional Diagram of the Interface	48
Figure	9.2.	Master to Slave timing diagram	49
Figure	9.3.	Slave to Master timing diagram	51
Figure	10.1.	Flowchart for the Master: EMC card	. 56 
Figure	10.2.	Flowchart for the Slave: TMS_320_10	57
Figure	10.3.	Filter function for Second Order Butterworth	. 58
Figure	15.1.	TMS_320_10 Architecture	. 78
Figure	15.2.	EVM system Housing	81
Figure	15.3.	Global Serial Link	88
Figure	15.4.	Virtual Signal Line example	89
Figure	15.5.	Virtual Bus example	90
	15-6	IN/OUT INSTRUCTION TIMING	91a 92
		EVM CIRCUIT DIAGRAM	930 910
	15-8	INTERFACE CIRCUIT DIAGRAM	940

# 1. OVERVIEW

To set the scene, this short preamble will deal with the general aim of the thesis, contain a statement of achievement, and discuss prior work done to date,

#### 1.1 Introduction

This was intended to be a multiple year project for the Department of Main Roads New South Wales (D.M.R. N.S.W.). My contribution was to initiate the project of coupling a Digital Signal Processing I.C., the TMS\_320\_10, to a Versa Module Europa (VME) bus system. As this thesis progressed, several decisions had to be made as to whether to continue exploring the current path or not. Later on, the introductory chapter have a thesis development map.

Essentially, a data logging system interface was needed for use by the Materials Engineering data acquisition systems already in operation. For instance, a driver can be relieved from the task of using a keyboard to start and stop the data logging process by having the system employ speech recognition.

At the same time the system can be sampling the transducer(s) mounted on the vehicle as well as processing video information, and performing according to the driver's verbal commands. Hence, the VME system has been the one chosen to verify if it is capable of fulfilling the requirements.

Based on my discoveries, triumphs and encountered brickwalls, next year's student will be better able to use my design or develop an improved implementation. Partly because of limited documentation and availability of

equipment, several side avenues were explored. Hopefully, my attempts throughout the year will shed some light on the 'taken for granted' ideas and beliefs of system interfacing.

The development and exploratory work covered during the year has made me more aware about questions that need to be asked. In general, any experience gained, whether in the laboratory or elsewhere, is limited by the time available. As in the case of this thesis, many avenues were explored but not in as great a depth as the author would have liked. However, a schedule must be followed and when the exploration must stop, it must stop. Otherwise, successive steps in the schedule are drastically altered.

#### 1.2 Scope of the Thesis

Many areas have been covered: from the hardware to the software and its documentation. Included were, the hardware interface design of several programming languages, and a synthesis of the function of an evaluation monitor from limited documentation. The added incentive was to learn how to use the latest Texas Instruments family of digital signal processing I.C.s.

#### 1.3 Statement of achievement

The objective of an a interface between the TMS\_320\_10 and the Eurocard Micro\_processor Controller (EMC) card had been fulfilled. Along with the hardware, software was written according to the simple protocol developed for the two processors that used the interface. However, due to time constraints, the software was not fully debugged, although the hardware was tested from both processors and it functioned as per specification.

Also hands-on-experience' was gained with different systems such as the Evaluation Monitor (EVM), the Epson HX-20 personal computer, and looking into the capability of the Versa Module Europa (VME) bus system.

The exploration of the VME bus system, different buses such as the RS-232C and the IEEE-488 were compared as well.

## 1.4 Prior Work

Since no prior work had been done, the preliminary guide-lines for this VME/TMS 320 10 interface had to be adapted during the progress of the thesis. Also because not much information for the VME bus system was available at the time.

As implied earlier, interfacing is a unique task. Only ideas can be extracted from other reports and documents. Understanding the devices to be interfaced is usually the first step to 'building the bridge' between them.

Because the 'slave' processor is a DSP I.C., it is presumably faster than the 'master' processor,  $\underline{\mathbf{I}}$ ts characterstics are best looked at first, as the rest of the system usually depends on the availability and the timing of the processed information.

## 1.5 Signal Processing

Having a DSP I.C. operating in 'real time', allows the user a greater freedom to concentrate on the complexity (or simplicity) of the algorithm that will be used to process the information. A self adapting ability is even more beneficial to the user. It means the user can develop systems with feedback so faiture adaption to the environment is possible. This self modification of memory is

essentially the Harvard Architecture. See chapter 6 section 2 about this architecture for more information.

If the real time feature is coupled with this Harvard architecture, then the processing is virtually boundless. A prime example using these two features, is a digital modem, shown in figure 1.1, where the output of a quantiser can be fed back into the adaptive equaliser which in turn is fed into the quantiser.




Figure 1.1. Example of a Digital Modem (receiver)

As in the case of the TMS\_320\_10 DSP I.C., the real time capability and the

unique architecture allow some typical applications, such as

- a. Signal Processing digital filters, Fast Fourier Transforms, Speech Processing,
- b. Telecommunications High Speed Modems, Adaptive Equalisers, Data Compression, and even
- c. Image Processing Pattern Recognition, Image Enhancement.

The D.M.R., having purchased the TMS\_320\_10 and its evaluation monitor, has loaned it to the University for almost 2 years. The TMS\_320\_10 has been in Australia for about 2 years, and recently, in March 1985, the bigger brother/sister, the TMS\_320\_20, has been announced.

This new family member has a far greater capability than the younger member. It would have been more useful to the D.M.R. for their applications. But even at this stage, there is little access to development support, as it is mostly unreleased to the public. The TMS\_320\_20, being an improved version, can be understood from the familiarity of the TMS\_320\_10. A brief comparison between the TMS\_320\_10 and the TMS\_320\_20 is covered in Appendix 2.1. (page 76)

The topics covered in this chapter were the overall aim of this multiple year project, a statement of achievement by the author, coverage of prior work and very useful features and applications of the TMS\_320\_10. Also an announcement of the TMS\_320\_20 and its current state were glossed over.

Analogous to the view from a mountain top, it is suggested the reader read through the next chapter, the introduction, to obtain an outline of the work covered in this thesis.

## 2. INTRODUCTION

In this chapter, a brief description of the material contained in each of the following chapters is presented. A map of how the thesis has progressed throughout the year is presented with a short 'walk through discussion' so the reader can interpet it.

An old adage that states "a picture says a thousand words" is relevant to this thesis, so if the reader wishes to scan this report before deciding to read  $(pq \ lo)$   $(pq \ lo)$   $(pq \ lo)$  it, it is suggested the following figures are looked at: Figure 2.1, figure 5.2, and figure 9.1 (peq \ 48) at Seen.

## 2.1 Conventions

43

References to the appendices assume that the chapter number 15 is prefixed to it. For instance, Appendix 4, section 2 must be interpreted as Chapter 15.4.2. Also, to make the reading of certain words easier the '\_' charater has been included. For instance, the 'TMS32010' has been changed to 'TMS\_320\_10' and 'microprocessor' to 'microprocessor'.

## 2.2 Outline of the rest of this Thesis

As an outline, let us briefly pause to see how the rest of this thesis fits into the overview described in the last chapter. The key chapters are Chapter 3, Chapter 5 and Chapter 8, but the following contains a brief summary of each chapter.

The third chapter discusses the function of the interface, purely on a conceptual level. It mentions how and when the data flows to the master or slave system. Also, a simple protocol is adopted to keep the complexity down to an understandable level for the user and reader.

and the search place of experience of the control o

In chapter 4, general considerations are taken. It shows the 'learning-curve' or the decisions needed to be made in order to develop the interface. Included are the available and unavailable systems explored such as the TMS\_320\_10 Evaluation Monitor (EVM) module and the Versa Module Europa (VME) bus system. One important point the reader must absorb immediately: EVM is not a mis-spelling of VME.

Chapter 5, has an overview of the system configuration. It shows a system diagram and gives a brief description and function of each building block in the system. That is, how the EVM, Eurocard Micro\_processor Controller (EMC) card, interface and Host computer are connected. With the block diagram description, this chapter is placed in context of the following five chapters.

Chapter 6, contains a functional overview and the organisation of the EVM. The isolation of the TMS\_320\_10 is explained, resulting in the use of dual port RAM. Also the data acquisiton system is described and attempts that were made to reverse assemble the monitor code to gain better control of the TMS\_320\_10.

The Eurocard Micro\_processor Controller card is the subject of chapter 7. Described is the usage and adaptability both processors on either side of this card in terms of hardware and software, the problems encountered with the unit and the temporary solutions.

Here, chapter 8, contains an overview of the interface design for chapter 9 and 10. It mentions the design phase and compatibility of the interface. The hardware chapter, 9, discusses the considerations involved with the TMS\_320\_10 and the EMC card, the circuit operation and the timing diagrams. For the software chapter, 10, described are both the programs, with a quick explanation to using their flowcharts. Further work that can be carried out is also included.

Chapter 11 deals with the future considerations. In other words, it attempts to predict the path of the project for subsequent years. However, this mainly depends on the use of a VME bus system.

#### 2.3 Thesis Development

Before a 'walk through' example is given of the thesis development diagram shown in figure 2.1, it is best to briefly describe the purpose of the interface. That is, the interface must be able to communicate with the 'front end' signal processor. At this point, it might be best to describe what Digital Signal Processing is to the average person.

## 2.3.1 Signal Processing

According to the TMS\_320\_10 User's Guide, "Digital Signal Processing (DSP) is concerned with the representation of signals (and the information that they contain) by a sequence of numbers, and the transformations of processing of such signal representations by numerical computational procedures."

From this definition, a DSP I.C. performs an algorithm on data derived from analogue signals. These may even be acoustic. The algorithm loops repeatedly through the instructions that carry out these calculations on this data, calling it and coefficients up from memory as needed.

#### 2.3.2 Example

(next page)

Returning to the thesis development diagram, the 'to and from' arrows indicate the area explored was a 'dead-end'. The single arrow shows the path where several problems were encountered and overcome.

Finally, the dashed line represents the intended connection between the explored areas, but unfortunately were unresolved, for the amount of time allocated. In the interests of consciseness, only the major problems and solutions will be covered. The following paragraphs refer to figure 2.1 (next prop).

At the start of the year, the familiarisation of the Intel 2920 DSP I.C. served as a good introduction to the TMS\_320\_10, covered later in this chapter. A program was written to make sure the concept of sampling was understood. The example 2920 program, due to the volume of this work, and the thesis submission deadline, will be added to an appendix at a later date.

With a limited number of 2920 I.C.s and three students going to use them, a disassembler was written as it was difficult to identify the program in the EPROM section immediately. If further work on the EVM firmware needs to be carried out, the reader may wish to use the idea of the disassembler program, written in Pascal, to his/her advantage. A copy of the disassembler, due to the volume of this work, and the thesis submission deadline, will be added to an




Figure 2.1. Thesis Development

appendix at a later date.

After this familiarity, the two 'processes' were started simultaneously. They were, the exploration of the VME bus system and the function of the TMS\_320\_10 processor as some ground had been covered on the 2920. The VME system was unable to be explored further as the documentation was limited and cryptic in places. However, the TMS\_320\_10 was a different device to the 2920, like a next generation DSP I.C. The code of the TMS\_320\_10 included conditional branching as the 2920 was only able to execute forwardly.

Next, was the exploration of the Evaluation Monitor (EVM). An attempt was made to cause the EVM to print out a string of characters onto the screen by trying to reverse assemble the EPROM source code, as no source listing from Texas Instruments was forthcoming. This exploration resulted in tremendous familiarity of the monitor. The TMS\_320\_10 was unable to transfer its processed information serially, directly via the monitor.

Another system, the EPSON HX-20 personal computer, was investigated as a controller of the TMS\_320\_10. Here, the interface was to connect the EVM and the HX-20. Several hours were spent on exploring the HX-20 to see if it was possible, via the monitor, to serially transfer (and receive) information to the TMS\_320\_10. Once again, a lack of documentation for the BASIC monitor system, even though the High Speed Serial Line (HSSL) was documented well but untested, prevented further exploration.

The next controller chosen was the Eurocard Micro\_processor Controller Card (EMC card). This was less complex than the HX-20 but a new assembler monitor system and devices on the card had to be understood. As late in the year as it was, the interface had progressed through several revisions as the capability of the TMS\_320\_10 and the EMC card were being revealed with experience.

In summary, this chapter contained an outline of the following chapters, a short description of Digital Signal Processing and a short discussion on the development of the thesis. The next chapter will cover the concept of the interface in terms of how the information is transferred and its direction controlled.

#### 3. CONCEPT OF INTERFACING

#### 3.1 Introduction

Interfacing between two micro\_processors from different families is not as straightforward as from the same family. It is basically, a task of fitting two Or more systems to a specification. Here, the two processors are the TMS\_320\_10 and the MC 6801.

The first, is a specialised micro\_processor from Texas Instruments and is suited for fast digital signal processing. It is a 16/32-bit device. The second, is an 8-bit single micro\_computer unit from Motorola. This chapter will examine the fundamental ideas for interfacing between two micro processors.

#### 3.2 Interfacing

Most of the final design is a result of a 'tooling' process. This stage is rarley resolved in just one or two experimental versions. A large amount of thought needs to go into coalescing the hardware and the software so they act as one functional unit.

Consideration must be given to existing systems being utilised and the possible alternatives. Even with a slight modification, the time contraints and available resources must be carefully kept in check.

For the TMS\_320\_10 to transfer data to the MC\_6801, it will need to be held long enough so the MC\_6801 can collect it. Conversely, the TMS\_320\_10 will need to read the data only once. So the first property of this interface is, the bi-

directional nature of the data bus. With this in mind, ultimate control of the data flow is determined by the fastest device, namely the TMS\_320\_10. Figure 3.1 shows a simple approach to the interface.




Figure 3.1. Interface

As these two processors are not speed compatible, there must be a buffer or latch or a 'half-way-house' for the data. This is to ensure the data buffer is read or filled without affecting the operation of the other processor. That is, to avoid the conflict of accessing the data bus at the same time.

## 3.3 Stop and Wait Protocol

From this arrangement, a half duplex stop-and-wait asynchronous protocol [See TANENBAUM] seemed to be appropriate. (See also chapter 4.4 Briefly referring to figure 3.1, processor A sends a message (data) to processor B, it stops and waits for an indication that processor B has received correctly. That is, A waits for an acknowledgement (ACK) from processor B. When it receives the ACK, the next message can then be sent. This also applies to the opposite direction, B to A, if both processors have 'agreed' to use the same protocol: set of rules.

The control block in Figure 3.1 sets the correct direction of the data flow. Depending on the specific application, processor B can just load the buffer up with the data and at the same time generate a 'data available' signal for processor A to collect the latched data. This method relieves processor B of trying to synchronise the data to the other processor. All it needs to do is place the data into the buffer and let the receiving end take care of reading in into its memory.




Figure 3.2. Protocol

Figure 3.2 shows how the stop-and-wait protocol can be used between a master and slave processor system. To ensure sensible communication, the master sends a control word containing information such as,

- i. the requested buffer size for the about-to-come data,
- ii. baud rate of the master, and
- iii. other initial parameters to be set [See KERMIT].

In this case, the type of instruction can be a request for a limited number of words to be sent or a command to change specific parameters.

For the 'read' instruction, the slave sends a message (#2) and waits. The master receives message #2 and returns an ACK for message #2. The transmission continues until the session has ended. If serial communication is used for the data link, then in the protocol there must be a way of re-transmitting the same message if it is corrupted by noise during transmission. Here, a negative acknowledgement (NACK) of some form is sent back to the sender. This is just one of the problems associated with transmission over long distances.

What has been covered in this chapter, was the fundamental concept of interfacing, and the use of protocols to establish communication between the complex units. The next chapter, looks at the considerations involved in deciding on the final system that will be used in the time available.

#### 4. GENERAL CONSIDERATIONS

In this chapter, many of the reasons why the final system, as presented in the system configuration chapter 5, are outlined. It will include the learning curve of the thesis with a brief discussion of the obstacles and their resolution. Also a final decision about the system will be made.

## 4.1 Learning Curve

This whole thesis is part of the learning curve. A person must be willing to make mistakes. If not then very little will be gained from the exercise. The following sections outline the many parts of this curve.

#### 4.2 Resource Availability

In designing anything, this must be the first question that is asked: "What is available that will do the job that is specified?" The next group of sections discuss the major areas shown on the thesis development map in the second chapter, figure 2.1 (page 10).

#### 4.3 Manufactured Boards

Why re-invent the wheel if it has already been synthesised into a compact unit? Depending on the amount of capital available and the capability of the unit, it is best to obtain as much information as possible about it.

Questions that may be asked are: "Does it do what I want?", "Does it do too much?", "Is it too slow in processing the information?", "Are there other

boards that do almost what I want, but with some modification, will it do exactly what I want?" The questions can literally 'go on forever'.

As in the case of the SPV-100: a DSP board from Burr Brown, it uses the TMS\_320\_10 and neatly interfaces to the Versa Module Europa (VME) bus system.

Australian

The major drawback was partly the price of \$4,000 (March 1985), but mostly it was the double height and not a single hieght card. This board also included many extra features that were not relevant for this front end processor.

## 4.3.1 VME bus system

The industry had recently adopted this VME bus system, but sufficient documentation was unavailable. Even more scarce was the system itself, here at the University. All that could be done was to read and try to comprehend the jargon used in the preliminary manuals.

However, some information was crystallized and can be found in the seventh (page \$7).

appendix It also contains the comparison of this bus system to the traditional RS-232 and IEEE-488 buses. At this point in time (see figure 2.1) the exploration was ruled out, as the practical objective of interfacing the TMS 320 10 to a controller was kept in mind.

#### 4.3.2 Evaluation Monitor

Exploring the monitor to see how the TMS\_320\_10 was controlled seemed like a 'tall order'. This was the alternative to designing a board with the TMS\_320\_10 on it, its own RAM, EPROM and other standard integrated circuits.

The only connection the TMS\_320\_10 had to the serial RS-232C line was through the on board controlling micro\_processor - the TMS\_9995. So it was decided to try to find a section of code in the monitor that can print a string of characters onto its screen. Thus enabling the TMS\_320\_10 to output some (M\_2) 36) significant 'index of performance'. Chapter 6 contains more detail of the EVM.

Eventually, this decision was 'aborted' as the time allocated for it expired. However, with the lack of documentation, a memory map of the EVM was collated from the current information. Due to the volume of this work, and the thesis submission deadline, this material will be added to an appendix at a later date.

## 4.3.3 EPSON HX-20

Referring to figure 2.1 again, the task here was to use the High Speed Serial Line (HSSL), to transfer information to and from the TMS\_320\_10 via an interface. This line was initially designed by EPSON to drive a floppy disk. In the EPSON HX-20 Technical Reference Manual, it stated the HSSL was an option, but it had some untested software to drive the line.

On the next higher concept level, the BASIC monitor, in the HX-20, was to control this high speed interface. This was where the documentation had a 'big gap in it'. There was no mention of how the monitor was able to access the high speed link. Stumbling around the monitor code is not a recommended procedure if no BASIC source code listing was available. Once again, time ran out.

#### 4.3.4 Eurocard Micro processor Controller card

P.T.O.

This was the general purpose card the DMR had developed and was based on Motorola integrated circuits. An offer was made to use their dual processor QUASAR system at the DMR workshop, but it was inconvenient with respect to time, having to book at least one day ahead each time it was needed. Not conducive to development work.

With time 'rapidly' decreasing, this was the system chosen to be the master and controller of the TMS\_320\_10. The card was electronically fexible enough for it to be configured as a 'local controller'. See the next chapter as to how it was adapted.

### 4.4 Half Duplex Communication

The choice of the half duplex over the full duplex protocol was relatively straightforward. Figure 4.1 shows the differences between them. Apart from complexity, there was no need to use the full duplex, as the half will suffice. The protocol in mind, was to have the master change specific paramters in the slave system but not to have the slave sending and unnecessary information.

In summary, there were several considerations involved in the final design of the interfacing system. They were, the availability of existing systems and their documentation, the ease with which they can be implemented, and the view of designing from basics. However, the next chapter, explains the system that was decided from these considerations.

n - Duplex Communication

Figure 4.1.

## 5. SYSTEM CONFIGURATION

#### 5.1 Introduction

As mentioned in the introductory chapter, the reader may altogether bypass this and the next two chapters. However, this chapter will discuss the building blocks of the decided system, in terms of the interface, the front end processor and the local controller. It will briefly describe the master and slave devices where each unit is a development system in its own right. Figure 5.1 shows how this and the next five chapters are linked together.




Figure 5.1. Links bewteen chapter 5 to 10

The following figure, 5.2, shows a block diagram of how the respective master and slave is linked together via the interface. Note, for the sake of clarity, the Visual Display Units (VDUs) have been resolved to exist on each device. When, in the laboratory, they are the same unit: separated by a switch.




Figure 5.2. System Block Diagram

Firstly, both the EVM and the EM\_550 controller (EMC card) are connected to the VDU by an RS-232C cable. The interface was configured to have 16 parallel data and several control lines. As this card is a local contoller, the effects of group delay on each of the data and control lines will be negligible. An alternative was to serially upload the 16 parallel bits of data from the TMS\_32O\_10 into the memory of the Host computer via the EMC card. This alternative was not chosen as full duplex serial communication was not possible with the PDP-11/780.

It was a limit set by the Unix Operating system, allowing only half duplex communication. Also it was verified by having the EPSON HX-20 attempt to upload a program from the BASIC monitor system. For more detail on the interface, see chapter 8. In this configuration (Figure 5.2), the EVM with the TMS\_320\_10 in it, is the front end processor, and the EMC card is the local or master controller. The idea was to simulate a closed or local system in a vehicle.

#### 5.2 EVM: The Slave

Using the Evaluation Monitor, many useful key features can be implemented. Features such as the number conversion from hex\_a\_decimal to decimal and back, and the displaying of memory, both program and data. One of its roles was to inspect and/or change the operating data code for the TMS\_320\_10. As the system is configured, the interface accesses the TMS\_320\_10 directly, thereby bypassing most of the EVM.

Within the EVM chapter, chapter 6, a description will be presented of the input and output interface to the TMS\_320\_10 I.C. itself, namely, the the data acquisition board. Note, the digital-to-analogue (D/A) and the analogue-to-digital (A/D) converter is tapped off port 5. (See figure 5.2) This provides the interface can access the A/D and D/A samples if necessary.

What makes the EVM a powerful unit, is the fact that it has an on-board assembler and EPROM programmer. There is also a transparency mode, where the user can directly communicate with the host computer. This facilitates easy assembly of code while downloading into the EVM. See appendix 1.2, for a description of the downloading procedure. An added feature is the master and slave capability by connecting another EVM and designating it as the master or the slave, as the case may be.

#### 5.3 EMC card (EM 550): The Master

With a power supply, this little 17 cm by 10 cm general purpose card can be set up as a stand alone system. It has a Motorola MC\_6803 as the controlling device. The user is not limited to just this I.C. As example, the MC\_68701, an

EPROM version of the MC\_6801 can be placed into the I.C. socket.

This card also has 2 PIAs, for parallel transfer and an ACIA for the serial transfer of information. During the development, the program will be executed in the RAM I.C. on the card. Included on the card is a monitor to execute and display code like the EVM but it is not as sophisticated: 2-Kbytes versus 32-Kbytes. It's function is to be the master of the data transfer and send the control instruction to the TMS 320 10.

Using the transparency mode of the EVM, it is possible to assemble the code on the PDP-11/780 (the "karri") and download the object code into the EMC card. See the appendix 1.1 for downloading into the EMC card. Note, the second port on the VDU (serge type) only 'listens' to the data stream racing through port 1. That is, there is no handshaking between the second port and the 'outside world'.

The purpose of the interface is to hold the data until the receiving processor is able to collect it and indicate to the sender it has collected it. Once both programs are in the memory of the master and slave, the interface will function.

The next two chapters, we examine the respective master and slave units. They both have their own monitors to verify memory locations and execute code. Some light will also be shed on the difficulties encountered in using them. For instance, it will include the initial assertions held by the author and the true assumptions to make after the system has been ascertained.



#### 6. EVALUATION MONITOR SYSTEM

As stated earlier in chapter 4, the monitor is indeed powerful. But at the same time, it is quite limited. Here, it makes sense to state: if the user wishes to simply run it under the guise of what it was meant for, then no problems would be experienced. However, anything slightly more or different to be demanded from it, then be prepared to find out the 'hows' and the 'whys'.

In this chapter, the Evaluation Monitor Module will be explored in the light of interfacing it to another system. This exploration is made difficult when there is a limited amount of documentation is available. This chapter will describe the front end processor for the system described in the last chapter.

It will show how the TMS\_320\_10 is related to the hardware and software of the whole EVM board. With this evaluation module, the function of the existing data acquisition board will be briefly mentioned. But first, the function of the EVM must be clarified.

#### 6.1 Functional Overview

The following is an extract from the EVM User's Guide, page 2, as the author was unable to express clearer.

"The TMS\_320\_10 EVM is a single-board development system for the TMS\_320\_10 signal processor. The EVM can stand alone as a development system, using the on-board full feature text editor for the creation of TMS\_320\_10 assembly language text files, and the audio cassette tape interface as a mass storage media.

Or, the EVM can accept text files from a host central processing unit (CPU) through one of the two EIA ports. In either situation the resident assembler will convert the incoming text into executable code in just one pass by automatically resolving labels after the first pass is completed. This object code is stored in a 4K 16-bit-word memory space allowing the utilization of the entire TMS\_320\_10 address space for developing programs."

The features of the EVM include number conversion routines, to and from hex\_a\_decimal and decimal, transparency to the host, an upload and download capability and a line by line assembler. See appendix 4 for datail on the range of options. Essentially, the EVM is the link between the TMS\_320\_10 and a "higher order" machine.

#### 6.2 TMS 320 10 Itself

This is a specialised micro\_computer I.C. that has all the standard data, address, reset, and interrupt lines of a conventional micro\_computer. What makes it special are the extra features it supports. It can perform multiple operations in a single instruction.

For instance, the 'LTD' moves the contents of the data memory into the T register, adds to the accumulator the contents of the product register and increments the data memory address by one - setting it up to the next location in data memory. See the architecture in appendix 2.3 for the location of the data memory, T and product registers and the accumulator.

Pipelining these intructions makes possible the use of the modified Harvard architecture. A common form of program execution requires sequential access of

for commands and data. The Harvard II architecture, as used here in the TMS\_320\_10, makes concurrent use of both and program memory over independent buses. Along with this, a common address bus is used to access both sections of memory [see KRAFT & TOY].

However, the Princeton machine structure has both instructions and data in main memory and here, the single bus communicates between the CPU and the main memory. This structure gives a lower cost and programming versatility compared to the Harvard II's speed and its highly specialised instruction set.

Another very useful feature of the TMS\_320\_10 is the BIO pin. This is an input pin supporting test and jump operations that allows the user externally synchronise this DSP I.C.. It can be used as interrupt pin when performing time critical loops.

# 6.3 Organistion

The next two sections will attempt to show how the EVM system is organised in terms of hardware and software. It will indicate how the EVM was 'evaluated' for use as a major part of the front end processor. The purpose of using the EVM was to see if a serial port was accessible from the TMS\_320\_10 so that its data could be transferred through it. Nowhere in the EVM User's Guide does it state simply, how the TMS\_320\_10 is connected and controlled by the TMS\_9995, the on board controller.

#### 6.3.1 Hardware

P.T.O.

The hardware for the EVM system is the EVM development board and the data acquisition board - an important unit.

# 6.3.1.1 <u>Isolation of the TMS 320 10</u>

Looking at both figures, 6.1 and 6.2, the dual port RAM is the link between the TMS\_9995, a 16-bit micro\_computer, and the TMS\_320\_10. It is so called because the RAM appears to have two ports, each controlled by the TMS\_9995 and the TMS\_320\_10. These two figures have been synthesised from the circuit diagram, shown in appendix 10.1 and are not to be found in any of the currently available documentation.




Figure 6.1. Address Lines of the EVM

The two figures have been separated into an 'address line' map and a 'data line' map for clarity. Note, the control lines of the latches, buffers and transceivers have been omitted as the resident controlling micro\_computer, the




Figure 6.2. Data Lines of the EVM

TMS\_9995, has control over them. See the circuit diagram for verification. Now, the reader can see how little control the TMS\_320\_10 has over any of the hardware on the EVM. It is the TMS\_9995 that dictates how, when and where the TMS\_320\_10 executes its instructions.

When the TMS\_9995 is assembling the TMS\_320\_10 source code, the TMS\_320\_10 itself is executing the 'NOP' instruction through transciever C in figure 6.2. Note, transceiver B is disabled as B and C are complementarily enabled by the TMS\_9995. It is evident, the TMS\_320\_10 has no access to the up/down loading of the code. Hence, no access to the RS-232C serial line.

# 6.3.1.2 Data Acquisition Board

Pto.

A data acquisition board is a vital component in a Digital Signal Processing system as this. The next two figures, 6.3 and 6.4, show the block diagram of the data acquisition boards designed by Tom Millett here in the laboratory. These two block diagrams have been transferred from Peet Kerjan's thesis, as it cannot be drawn another way without distorting the function of the circuit.




Figure 6.3. A/D conversion

They both use a 12-bit digital-to-analogue (D/A) and analogue-to-digital (A/D) converter.

Basically, for the A/D conversion, the analogue signal is sampled and held for a predetermined time, converted to a 12-bit parallel digital bits and latched into latches A and B. As the conversion just finishes, the TMS\_320\_10 is interrupted and somewhere in the interrupt service routine an input instruction is executed, causing transceivers A and B to channel the information through to the TMS\_320\_10 data bus and hence, into the data memory.




Figure 6.4. D/A conversion

Conversely, for figure 6.4, the D/A converter is fed the correct 12 data bits when the correct output port (hence address) is selected, and latched into latches C and D. Here, the 12 D/A converter reads the latch outputs and converts the bits into an analogue signal.

A sketch of the front panel layout showing the input and output to the data (poli).
acquisition board is shown in appendix 4.1. The next section will discuss the difficulties, encountered by the author, with the associated EVM software.

#### 6.3.2 Software

With a view as to how the TMS 320 10 was the isolated slave of the EVM board, a step was taken to acquire the source code for the resident controller.

### 6.3.2.1 Reverse Assembly

This was attempted as the listing of the EPROM, hence the operating system, was not immediately forthcoming. The aim was to discover a routine that controlled the running of the TMS\_320\_10 so at the end of the TMS\_320\_10 program execution cycle, a string can be printed out onto the VDU screen. The monitor had provided several functions of locating bytes and words in memory, but the author had to be well acquainted with the operation (op) codes.

If the section of code was found, the EPROM must be re-burnt, after the new code was written and tested. It will mean, the writing of an assembler to test the new code for correctness. This was a large problem, as mentioned earlier in chapter 4 section 3.2, beacuse the School's micro\_processor equipment is based on the Motorola family, not Texas Instruments.

However, some code was found, but it was decided to abort the searching due to the time schedule. Some of the results obtained from the exploration, due to the volume of this work, and the thesis submission deadline, will be added to an appendix at a later date.

#### 6.3.2.2 Modifications

With the system here in the laboratory, the start, stop and parity bits were changed so the RS-232C serial code format will match. From the EVM User's Guide, page 2-14 indicates how this can be done. The current settings are: 7 data, 1 start, 1 stop and 1 parity bit, to give the hex\_a\_decimal number 'E2E2' at address 8E and 8F on the EVM memory map.

The on board EPROM programmer was used to make these changes so the TMS\_9902 Asynchronous Communications Controller (ACC) can send and collect the proper bit stream to the TMS\_9995. See figure 6.5.




Figure 6.5. EVM RS-232 Communication

To assemble the TMS\_320\_10 source program, some hurdles had to be overcome to ensure correct program assembly. For instance, the clock initialisation, resetting and assembly of the code are detailed in appendix 1.2.472).

### 6.4 Hangups

At this late stage, the following problems were still unresolved.

RUN/EX

Breakpoints were somehow turned off (ignored) when the 'RUN' command was used. However, the 'EX' command appeared to perform correctly. See appendix 1.2.1.

sacl \*+, AR1

This was the strangest one of all. Even though the syntax was legal, the line by line assembler was unable to resolve it. The instruction must be written

sacl \*+
larp AR1

intead of "sacl \*+, AR1". See appendix 1.2.1 with the test program "sacl.test.t".

PTO

Out/Tblw

As only the lower 3 address bits are decoded, the interface will 'malfunction' if a specific 'table write' (TLBW) instruction is used in the program. This also causes the 'write enable' (WE) to go LOW. On an 'out' instruction, the top 9 (most significant) bits are zeroed, but on the TBLW, the destination program memory address is put on the address bus. This means that if a 'TBLW 63' is executed, the interface will see the WE\* line go LOW and see a valid port has been selected. Note, bits 2, 1 and 0 are HIGH (63 decimal is 3F in hex\_a\_decimal), generating port 7.

In this chapter, a functional overview and the organisation of the EVM module was shown. This included the dual port RAM being the common link between the TMS 9995 and the TMS 320\_10. Also the possibility of reverse assembling the EVM firmware, to gain better control of the EVM, was covered but aborted due to the 'water being too deep'.

A significant unit in this EVM system, is the data acquisition board. Without it, it cannot function at all. Consequently, the operation of this board was glossed over as it was not part of the design in this thesis. The next chapter will mention the hardware and software associated with the master and the EMC card of the system. Its usage and problems will also be described.

### 7. EUROCARD MICRO PROCESSOR CONTROLLER

As referred from the chapter on the System Configuration, chapter 5, this chapter will enlighten the reader to the usage of this general purpose card. It will deal with the adaptability, feedback to the user and the information transferring features. Also the problems encountered and their temporary solutions will be mentioned. In addition, both the hardware and the software associated with this unit will be described.

### 7.1 Introduction

Since this is a commonly used piece of equipment at the D.M.R.'s workshop, it has been used as the master of the system that was described in chapter 5. The way it has been designed, makes it very adaptable to virtually any need that can be thought of, within reason of course.

### 7.2 Hardware

This is an 8-bit single I.C. micro\_computer unit that can operate in a multiplexed mode with RAM. A Motorola MC\_6803 is the heart of this card. It is adaptable so that a 2716 EPROM can be in the place of the 6116 RAM. It has a 64 pin Eurocard edge connector, room for two Periperal Interface Adapters (PIAs) and an Asynchronous Communication Interface Adapter (ACIA). The block diagram of this card is shown in figure 7.1.(pg 87).

#### 7.2.1 Advantages

PT.O.




Figure 7.1. EMC card Block Diagram

Using the available extender card enhanced debugging immensely. A combination of serial, parallel communication using the MC 6821, MC 6850 was also possible. The interrupt request (IRQ) line was tied up in a wire-AND configuration, allowing the on board PIA and ACIA, or an external device to interrupt the processor.

For self checking, 2 seven segment decoder and driver I.C's are provided and are connected to port 1 of the MC\_6803. This is extremely useful for immediate visual feedback for, say, reflecting the contents of the data register in the PIA.

### 7.2.2 Modifications

BT o.

There were some changes made, otherwise the steady development of familiarity will be interrupted. The following is a short list of changes that have and would have been made.

Reset Switch

Having a switch like this is very important in any development system. A small push-button switch was added to reset the power-up 555 timer.

power supply ripple Perhaps this was an oversight in the design of the controller card development work was unexpected. At the moment, the existing D.M.R. equipment nicely interface to it. A temporary solution was to connect a capacitor at the input of the voltage regulator. This limited the to 1 volt peak to peak ripple and it was able to drive the interface and the monitor. More detail, due to the volume of this work, and the thesis submission deadline, will be added to

an appendix at a later date.

Baud Rate

Default at 1200 baud. Karri is set at 2400 baud, can be changed but other student would need to revert it back. Too much of a problem seeing the system supervisors to toggle between 1200 and 2400 baud continuously. Tried to change the crystal. As result, was not able. Internal counter provided only 1200 and 4800 baud. Not feasible. Solution: used the EVM to change the rates every time the EMC was to be used. More detail, due to the volume of this work, and the thesis submission deadline, will be added to an appendix at a later date.

### 7.2.3 Difficulties

The first problem was loading the assembled code into the EMC card. There was a baud rate incompatibility with it and the host computer, the karri. See appendix 1.1 for a temporary solution.

### 7.3 Software

With its monitor, Lilbug, based on the Motorola MC\_6803, many operations of development work can be carried out.

#### 7.3.1 Obstacles

There was no cross assmebler from the 6809, or even 'C' to the 6803 code. Since the 6803 was an upgraded version of the 6800, the Amsterdam Compiler Kit (ACK) was used as no Motorola Assembler for the MC\_6800 on the PDP-11's and the VAXes, including the karri. See appendix 1.3, for the conversion between ACK and Motorola code.

The user must find the time to use it fluently, as it is more sensitive than the commonly School used 6809 Jeffbug monitor. When used to Jeffbug, Lilbug terminates further interpretation at unexpected places. Another annoying 'feature' is the alphabetic characters must be in upper case. If not, the lines will terminate.

#### 7.3.2 Monitor

This small monitor, 2 Kbytes worth, has the basic functions of examining memory locations, changing them, executing and tracing the code, and has its own input and output routines. From the view of confidentialty, the listing has not been included but how to use it is found in Staugaard.

### 7.3.3 Traps

Reading the documentation carefully is a great aid in interfacing. For instance, port 1 in the MC\_6803 was assumed to act exactly like a PIA. It was not as complex. It was far simpler. All that had to be done was to set the direction of the data flow register and pump the data through it. This can save many hours of debugging. See appendix 6.2 ("p1countup") for some programs to test the EMC card.

### 8. INTERFACE OVERVIEW

### 8.1 Introduction

For an interface to function as it is intended, the characteristics of each complex unit to the interface must be ascertained. At least, know what input and output lines are available. If there is software, as there usually is, there must be familiarity with the operating system and the programming language.

In this brief chapter, mention will be made of both the hardware and software approaches to designing an interface. Of course, this sophistication of the approach depends on the experience gained so far. It is hard to separate the hardware and the software, but this has been resolved into the following two chapters, 8 and 9.

Most often, the hardware must be first designed then the software utilises the hardware. This modular approach of separating the hardware and the software with the general format of the next two chapters. The tasks going to be performed by the software sometimes influences many decisions that cause the hardware to evolve.

#### 8.2 Design Phase

It is best to have an idea of what basically needs to be done, merge that with a general idea of the hardware and software, and solve the problems on the way. This is, of course, assuming the interfacer does not have an intimate working knowledge of both systems to be linked together.

For the hardware side of design, a timing diagram is a very useful map. From it, "signatures" can be established so that in future servicing, it can be quickly used to pin-point the fault. For the software half, a flowchart is the equivalent. Figure 8.1 shows a typical design cycle of a prototype.

In terms of software, a logical process needs to be followed.




Figure 8.1. Design Process

# 8.3 Com patibility

There were several interface considerations. Overlooked usually, is the baud rate of the two systems. In this case the EVM has the ability to change it, but the EMC card cannot. Usually the master has this capability. Here it does not. See chapter 7, section 2.3 and chapter 6 on the EVM.

### 8.4 Interface Development

The understanding of the EVM grew out from continuous cycling through the "strangeness" of the design. The first version gave the author a better feel for the operation of the devices that were being used. Once the familiarity was there, the bugs mostly 'fell by the wayside'.

In the case of the software, the first version was purely an exercise in getting familiar with the Motorola MC\_6800 programming language again. Going back from MC\_6809 to MC\_6800 was a big step. As a result, the author was trapped by assuming too great a flexibility in the software. The chapter on the Eurocard Micro processor Controller Card, section 3.3, mentions the major traps.

One advantage of having a development system is that the program can be modified in RAM as opposed to burning it into EPROM. This allows the programmer to easily modify the program as it is in the RAM. For instance, if bit 3 was set in the PIA control register, it will mean that the number already there, '38' say, must have been '30'. This means the 'CB2' line will be in a HIGH state when it should have been LOW - preventing the whole handshaking process. See chapter 9 section 4.1 for the relevance of this example. Hence, a few seconds is more appreciated than a half an hour. Especially in developing programs.

There were, of course, parts in the documentation of the TMS\_320\_10 where actions of certain operations were not clear. For instance, for the TMS\_320\_10, the BIO pin was assumed to be latched, as nothing in the May 1984 edition of the User's Guide had stated whether it was or was not latched. The confirmation came from the November 1984 edition. It was latched. Not being aware of all the documentation can be a great disadvantage.

 $\chi_{ij}(x) = \chi_{ij}(x) + \chi_{i$ 

This chapter has covered the area of the design phase, the compatibility and the developmental process of the interface.




Figure 8.2. Intermediate Chapter Overview

The next two chapters will discuss the hardware and the software from the point of view of chapters. Figure 8.2 shows where the reader is, in the stage of interface development.

#### 9. INTERFACE HARDWARE

### 9.1 Introduction

This chapter will describe the hardware of the interface, state the considerations, circuit operation, and advantages of the interface.

#### 9.2 Re statement of Problem

The interface must be able to cope with the speed incompatibility of the two processors. Therefore, it must be asynchronous and not interfere with the operation of the other processor. It also must be able to hold the data until the 'data available' and 'data accepted' signals have been sent and received via this interface.

### 9.3 Considerations

Low power schottky (LS) was chosen because the speed of the processors had to be catered for. It will be quick enough for the handshaking, the enabling of the bus transceivers and the data latching. Also another choice was to use the National Semiconductor 74LS245, an octal transceiver, even though the AMD\_8197 and AMD\_8198 octal buffer was commonly stocked in the School store.

As it has a bi-directional data bus, there must be some conflict controlling mechanism. For instance, the accepting processor would have to read the data and an acknowledge (ACK) be generated so the sending processor will not overwrite the existing data intended for the receiver.

Most importantly, are the initial conditions of the output line because if some action must occur on a specific edge, then it must not occur during a power up or reset condition. That is, the edge may be caused when the system is reset.

# 9.3.1 TMS 320 10

The EVM allows access to the TMS\_320\_10 via port 5. See the circuit diagram in appendix 10.1 or figure 6.1 or 6.2. The available lines from the TMS\_320\_10 are the address, data, two active (low) output signals: the write enable & the data enable, and the BIO pin for synchronising inputs.

The program is downloaded and stored into dual port RAM via the EVM monitor. In future, an EPROM with the program in it to save the downloading time.

### 9.3.2 EMC card

This has a PIA where both ports are used to provide a 16-bit word transfer.

Included are the control lines of the PIA. That is,

- a. CA2 and CB2 to control the Tri-state outputs of the latches, and
- b. CA1 and CB1 to act as 'interrupt' lines: the CA1 as a 'data available' and the CB1 as 'data accepted'.

On the card there is a 6116, 2-Kbyte RAM I.C., for storing the data and a  $MC\_6850$ , an ACIA, for serially shifting out the data.

Without bringing the software into the description, the timing diagram appears to be the best medium for explaining how the interface functions. As pointed out earlier in this report, the TMS 320 10 is the 'slave' and the EMC

card is the 'master' processor. See figure 9.1 for a functional diagram of the interface.

If a detailed diagram is required, then see appendix 10.2. For a signal line with an asterisk after it will cause that line to be in an active low state. For instance, WE\*, means that the 'write enable' line (WE) is active low.

# 9.4 Circuit Operation

### 9.4.1 Initial Conditions

When the system has been reset, the CA2 lines goes HIGH (active low in operation) and the CB2 line goes LOW (active high in operation). This was nearly overlooked because the data sheets for the MC\_6821 (a PIA) were misleading. That is, on the timing diagrams, the CB2 lines is seen as going (active) low when being used for a write strobe function. For proper function of the interface, both the CA2 and CB2 output defined control lines must be in the HIGH state.

### 9.4.2 Master Sending ( Slave Receiving )

Assuming the data has been presented through the PIA onto the 'PIA data' lines, the CB2 control line causes the negative edge to set latch C in figure 9.1, next page, thus causing the BIO line to be held LOW. That is, the 'data available' condition has been sent. Meanwhile, the data in latch B will be waiting to be clocked through to the output by the TMS\_320\_10.

When the 320 in the code recognises the BIO pin is LOW, it will branch to the routine to collect the 16-bit word via the 'in' instruction. So, it will generate the correct address ( AO = A1 = A2 = HIGH ) and cause the data enable line (DEN\*) to clock the data through the latches and be channelled through the transceivers into the data memory of the TMS\_320\_10.

As this edge clocks the data through so it could collected, it also caused latch C to be reset, letting the BIO pin to be internally pulled high, and LATCH TRANSCEIMER PIA 10.05 DATA DATA BUS BUS latch. (SLAVE) DIRECTION ENABLE ENABLES ADDRESS IN I \_TV\_ DEN **CBI** OUT! WE (A) LATCH (B) T A CAZ LATCHY RESET Functional Diagram of the Interface Figure 9.1.

a negative transition on the CB1 line, that is, a 'data accepted' condition has occurred.

This transition in turn, caused a flag to be set in the control register of the PIA, so that when the MC\_6803 recognises it has been set, it will force CB2 HIGH, disabling the output of latch B and then will act accordingly. Note, the automatic reset of the BIO pin by an input or output instruction one of the

7 ports.

The following is a short step by step summary of the procedure involving the sending of a control word from the master (EMC card).




Figure 9.2. Master to Slave timing

- load data onto PIA data lines
- CB2 goes low
- BIO\* of latch goes low
- check BIO, if not LOW then continue main program and check next time around
- input data ( DEN\* --> LOW )
- latched cleared
- 320 collects data when valid.
- DEN\* --> HIGH
- CB1 --> LOW 9.
- CB2 reset to HIGH wanted mathically by CB1 transition. 10.
- end of session 11.

The reader may understand the sending routine better if the timing diagram, figure 9.2, is looked at.

# 9.4.3 Slave Sending ( Master Reading )

The sending from the slave is like a 'mirror image'. Only it's done in reverse. Assuming the slave (TMS\_320\_10) has been requested by the master to send the 16-bit word, the following is a description of the process in transferring this information.

Referring to figure 9.1 again, the slave outputs the data from data memory, via the 'out' instruction, causing the write enable (WE\*) line to go (active) LOW, the direction on the buffer to be set, and clocking it into latch A. At the same time, the negative transition causes the input control line, CA1, to register the change. So, as in the master sending case, the master sees the 'data available' signal and then forces the CA2 line to go (active) LOW.

At this point, the data appears at the output of latch A. The master collects the data off the PIA data lines and then forces the CA2 line back to the HIGH state. But this active (HIGH) transition cause latch D to hold the BIO line down (LOW). This is now the TMS\_320\_10's 'data accepted' signal. Now the data has been transferred. It is up to the software to recognise the correct sequence of events. See the next chapter for the software side of the protocol.

The following, as for the case of the master sending sequence, is a step by step account of the transfer, or if again, the reader wishes to peruse the timing diagram, then see figure 9.3. (next page),

- master waits for flag in control register to be set (CA2 = HIGH in the meantime)
- 2. slave executes 'out' ( WE\* --> LOW )
- 3. data on the '320 bus is now valid
- 4. WE\* --> HIGH, data clocked into latches
- 5. CA1 --> LOW
- 6. master recognises flag is set




Figure 9.3. Slave to Master timing diagram

- 7. CA2 --> LOW
- 8. PIA data lines are valid
- 9. MC 6803 reads data
- 10. MC 6803 causes CA2 --> HIGH
- 11. BIO latch set LOW
- 12. wait until '320 clears by 'in' or 'out'
- 13. end of session

### 9.5 Advantages

As it is inherent, the first advantage of the interface is the use df the edge triggered signals. For instance, the DEN\* or the WE\* used to reset the BIO pin and cause a negative transition on the corresponding CA1 or CB1 lines.

Secondly, the outputs of latches A and B are held in tri-state by the master. Thus, saving excessive power dissipation and more importantly, preventing any bus conflict. Note, tri-state buffers were used so as not to halt the TMS\_320\_10 data bus, during its execution, when the data was being transferred.

Thirdly, the '320 literally needs on to supply the address, data, enable lines and the BIO line. This means any other device having these signals will be easily interfaced to this unit.

Finally, the correct port is recognised. From the unique input instruction but the not-so unique output instruction, the output port can initiate the data transfer. Note, the output is not the only instruction that causes the WE\* lines to go (active) LOW. See chapter 6, section 4, for a discussion of the problem.

In summary, this chapter refreshed the reader of the interfacing problem, mentioned the major considerations, described the hardware transfer of the data in both directions and listed the advantage of the interface built. The next chapter will cover the software side, as difficult as it was to separate it, of the interface.

#### 10. INTERFACE SOFTWARE

### 10.1 Introduction

Most of this chapter will assume the reader has read the previous chapter on the hardware of the interface. This chapter is basically divided into two sections. The first, dealing with the Eurocard program, and the second, with the TMS\_320\_10 program. It will cover both programs in simple flowchart form, but if the reader wishes to read the program, he/she can refer to Appendix 5 for the listings.

Last chapter described the hardware side of the interface. This chapter will remind the reader of the protocol to be used, outline the software involved on both sides of the interface by including the use of flowcharts, and mention further work of the program.

### 10.2 Protocol Reminder

As mentioned in the concept of the interface chapter 3, the master (EMC card) will send a control word containing the 'request' or 'change' command, how many words involved in the transaction, and the starting address in the data memory. After this control word is sent, the data exchange will occur.

# 10.3 TMS 320 10 Data and Program Memory

The aim was to have the master modifiy specific parameters in the memory of the slave processor. Naturally, it was assumed these changes were made in the program as is normally done in any Princeton architecture, like that of the 6809 code.

From this, the first version of the interface was built and the corresponding protocol written. The real advantage of the modified Harvard architecture wasn't realised until a few weeks later, then the conceptual breakthrough was made.

Because of the Harvard architecture, the coefficients are read from the program memory into the data memory using the 'table read' (TBLR) instruction. All the calculations are carried out in the data memory, including the auxiliary registers and accumulator. When the program memory needs to be updated from the value in data memory, the 'table write' (TBLW) intruction is used. See appendix 6.2 for more information on the use of the TBLW and the TBLR. Here, version 2 was created.

#### 10.4 for the EMC card

The main problem was in getting familiar with the assembler language in differentiating between the direct, indexed and immediate modes for instructions. Appendix 3 (chapter 15) lists the possible commands for this software written as the master program. For someone who is familiar with assembler code, they will see the program, "main.s", listed in appendix 5.1, as very straighforward.

Everything is straightforward, IF the idea has been conceived. The only roadblock to understanding is the presentation of the idea. Hopefully, the flowchart depicted in figure 10.1 will be self explanatory to the reader. If the reader wishes to skim through the program, then see appendix 5. Also in appendix

6 there are short test programs that were used to verify the functioning of the interface.

The following will quickly walk through the flowchart in the event that some aspect assumed by the author is not clearly evident. The interface program prompts the user for a command.

If the master wishes to 'read' from the slave a block of ten words, starting from the data memory address equal to fifteen in the slave, then the control word is constructed to contain the number of words requested, from the address specified, and the type of command that is being sent. In this case, a 'read', once sent, the master sets itself up to collect the next incoming ten 16-bit words into its RAM, as discussed in the previous chapter on the hardware.

In the case of the 'change' directive, a similiar control word is formed. Only the 'type of command' section in the control word is altered. Now the data words entered from the keyboard are transferred into the slave's data memory. Other functions available are, an 'escape' to the monitor, and a display, for verification of received data. See also section 4 in this chapter for further work to be done.

### 10.5 for the TMS 320 10

Here, it will be assumed the reader has been familiarised with the down loading of the program for the TMS\_320\_10. See appendix 1.2 for a reminder. This side of the protocol hinges entirely on the recognition of the BIO pin. As shown in the flowchart, figure 10.3, the user is virtually able to write and run any program. The only limitation, of course, is the restriction on using the BIO pin. For this application, an infinite impulse response (IIR)




Figure 10.1. Flowchart for the Master: EMC card

digital filter, derived by the bi-linear transform method to calculate the coefficients was used.




Figure 10.2. Flowchart for the Slave: TMS\_320\_10

# 10.5.1 Test Program

To demonstrate the interface, it was intended to change the cut-off frequency of the filter, from 1 kHz to say 4 kHz, so that the observer can see the change in the filter coefficients on the oscilloscope, instead of using the monitor to look through the memory. This appears to be more authentic and acceptable than searching through memory for the 'right' numbers.

The general form of the second order Butterworth filter function in the 's' and the 'z' planes are shown in figure 10.3. Note, the variables 'a', 'b' and 'c' are the coefficients. H(s), is the analogue transfer function. 'y0' is the digital output where 'y1' is the unit delayed sample of the output 'y0' and similarly 'x0' is the current input, 'x1' the delayed version of 'x0'.

$$H(6) = \frac{a}{5^{2} + bs + c} - (5 plane)$$

$$y_{0} = \frac{-(2c-2)y_{1} - (1-b+c)}{1+b+c}y_{0} + \frac{a}{1+b+c}x_{0} + \frac{2a}{1+b+c}x_{1} + \frac{a}{1+b+c}x_{2}$$

Figure 10.3. Filter function for Second Order Butterworth

The TMS\_320\_10 uses integers for its calculation unlike the Intel 2920 device using negative powers of 2. So, the TMS\_320\_10 numbers need to be scaled. In this case, the scaling was 4096, a "Q12" number. It so happens that 2 to the power of 12 is 4096. This means that the coefficient of 'y1' being 1.56102, is scaled up to 6394. See appendix 9 for a worked example synthesised from Gold and Radar.

#### 10.5.2 Operation

Referring to the flowchart in figure 10.2, when the main program is executed, it, in turn, encounters the 'BIOZ' instruction and branches to the

routine to input a 16-bit word, if the BIO pin was in a LOW state. But first, it stores both the auxiliary registers and the 32-bit accumulator in the user defined stack, to allow for the protocol as much freedom as needed in the event of future changes.

Now, it extracts the number of words and the address from the control word. It also checks for the type of command being sent. If it is a 'read', then it branches to a routine to output the correct number of words. After this, it branches to a routine that restores the auxiliary registers and accumulator and the back to the main program - continuing execution. Note, the way it is drawn, corresponds to the data acquisition board using the interrupt line of the TMS\_320\_10. See the program listing 'lp2nd.t' in appendix 5.2 for more information. The next section discusses problems and possible extensions of the software.

### 10.6 Further Work

Most of the test programs are contained in appendix 6. The convention for the filenames listed, is that the ones ending in '.t' are the TMS\_320\_10 and the ones ending in '.s' or '.i' are the Motorola coded.

### 10.6.1 Problems

The following is the major fault that cropped up during the writing up of this thesis. As the software confirmtly works, both sides do not know when to stop sending or receiving. A possible solution can be to use a counter, as the number of words, nwords, is transferred.

Another problem lies in the interpretation of the monitor, Lilbug. In the 'display memory' command, an optional feature on the interface, the initial and final address for the routine 'io' appeared to be correctly set up, but the displaying does not cease at the final address. This needs to be looked into carefully.

A maximum of three hours of debugging, is predicted, to have the system handshaking fluently. This time was essentially replaced by the planning of the writeup.

# 10.6.2 Extensions

With the data in the RAM on the EMC card, more software can be written to use the MC\_6850 (ACIA) to serially transfer the data out to a host. Perhaps, even to receive? But it must be at the 1200 baud as the receive and transmit clock to the ACIA are connected to the MC\_6803 clock (port2 bit2: P22).

As the program was developed in the RAM, the eventual aim was to store the master's program an into EPROM. This seems a natural progression.

In summary, this chapter discussed the software of the interface in both processors, the TMS\_320\_10 and the MC\_6803. It very quickly stepped through the operation of the program via the interface. Also, an example program was provided, to use the interface, as well as further work to be done was mentioned. The next chapter will consider the overall decisions to further the aim of the project in subsequent years.



### 11. FUTURE CONSIDERATIONS

### 11.1 Introduction

At this point of the thesis, it is well and good that the interface is on the brink of functioning, many questions can be posed as to how might the VME bus system might support the interface when it arrives at the D.M.R. What about the accomodation of the new TMS\_320\_20 I.C. ? Will the ideas from the interface designed for the TMS\_320\_10 be applicable to the newer I.C. ? This chapter will attempt to predict some of the paths that may be taken, if and when the circumstances eventuate.

### 11.2 Limitations

The fact that any future attempts based on the series comparable to the TMS\_320\_10 EVM, software and hardware is available in the School to make the project feasible. Unlike the problems already encountered with Texas Instruments code, chapter 6.3, it would be a wise decision.

An idea can be to switch over the block of RAM, as in the dual port concept (chapter 6, section 3.1.1), to the TMS\_320\_20, giving it the ability to use the MC\_6809 to read or write into it. That is, it can be a more dedicated version of Evaluation Monitor. But the drawback is, a Motorola MC\_6809 based EVM can take a significant time to set up.

#### 11.3 TMS 320 20

A cursory inspection of the TMS\_320\_20 revealed, it has no longer the limits of the other DSP I.C's - the TMS\_320\_10 and the Intel 2920. It has more program and data memory. There are more signal lines such as 7 levels of interrupts, data bus grant and request, and strobes for the data, program and input output spaces of the memory map.

Also there is a serial port and an on-chip timer for high speed communication. The data to be transmitted (and received) can be either an 8-bit byte or a 16-bit word. From the preliminary User's Guide for the TMS\_320\_20, the calculated maximum rate of the serial port was found to be 0.5 Megabits per second for an 8-bit word. See appendix 2.2 for further material.

# 11.4 VME bus

The VMEbus is mainly suited for big systems. All the boards are independent of each other, leading to asynchronicity. If the second student is to use the VME bus system they must get familiar with the Motorola MC\_68,000 series of micro\_processors. This implies the system is working before any significant work can be carried out. Next, is the concluding chapter of this thesis/exploratory project.

#### 12. CONCLUSION

Many avenues have been uncovered and explored as a result of this opportunity given by the Department of Main Roads. Unfortunately, the interface was uncompleted but the major part of the 'uphill battle' was overcome. It can be classed as 'near the end of the breadboard' stage.

However, an interface between the TMS\_320\_10 and the EMC card was developed, and a simple handshaking stop and wait protocol was implemented. The 'last minute' hardware redesign proved beneficial. Due to a time constraint, the software needs a maximum of three hours of patching before the system is fully operational.

Many assumptions are made, in the light of the interfacer's experience, but when the standard is changed, several pieces of information are not self evident. Consequently, they are view, as missing. So, it is suggested, the EPSON HX-20 be briefly reviewed in the event that the voluminous material covered by the Technical Reference Manual, the key may have been overlooked.

The purpose of this thesis was to convey information about assumptions made and the ideas taken for granted. On the superficial level, it is said "there's nothing to it". When problems such as bus conflicts and timing rear their heads, then the interfacer must have a deeper knowledge of the building blocks of the system to be interfaced.

There were problems, mainly not to the author making erroneous assumptions, but to the lack of proper documentation. As experienced, the first copy is the one to be the most wary of. This was pointed out in the TMS\_320\_10, Chapter 9

320\_10, Chapter 9

Chp 12.0

}೦೦

115

and Chapter 3 section 4.3.3.

The new TMS\_320\_20 just released, appears to be more suited to the overall aim of the project. It has more program and data memory and a serial port. Better still, the instruction set is upward compatible from the TMS\_320\_10.

。1994年1月1日,1997年1月1日,1997年1月1日,1997年1日,1997年1日,1997年1日,1997年1日,1997年1日,1997年1日,1997年1日,1997年1日,1997年1日,1997年1日

There must be some dedicated time in reading or scanning the documentation at hand. But not too much, as progress is made by "smaller but faster bites". An immense number of decisions had to be made, whether to keep exploring or not. This meant that the time and the amount of material discovered was kept in mind.

It makes sense to state: if the user wishes to simply run a system under the guise of what it was meant for, then no problems would be experienced. However, anything slightly more or different to be demanded from it, then be prepared to find out the 'hows' and the 'whys'.

As a summary of this thesis / project, it is suggested the reader glances at figures 2.1, 5.2 and 9.1, before putting this report down for the last time.

# 13. REFERENCES

- 1. KEY: Author's SURNAME, Initails; Author2; Author3; ...
  "Title of Publication",
  Publisher, Date when Published [ mth ] [ yr ], [ Vol., Nr., Chps, pages. ].
- 2. BELL Telephone Laboratories.,
  "Unix Word Processing Manual : Level Six",
  Dept. of Civil Engineering, U.N.S.W., June 1980, Sections 1,4 & 5.
- 3. BROGAN, John A, "Clear Technical Writing", McGraw Hill, 1973, .
- CONNOLLY Ed.,
   "New Products section in Electronic Design",
   Computer Standards: Designer's Reference, Dec 23, 1982, p117-132.
- 5. DA Cruz, Frank,
  "Kermit Protocol Manual",
  Columbia University Centre, 3 April 1984, Fifth Edition.
- 6. DUTCH, Robert A, "Roget's Thesaurus of English", Penguin Books, 1975, .
- 7. EPSON,
  "Technical Reference Manual",
  EPSON Corporation, Japan, 1983, .
- 8. EPSON,
  "HX-20 Technical Reference Manual",
  EPSON Corporation, 1983, .
- 9. EPSON Corporation, "Operation Manual: HX-20 portable computer", EPSON, 1982, .
- 10. FAIRCHILD,
  "TTL Data Book",
  , 1985, .
- 11. GOLD, Bernard; Rader, Charles,
  "Digital Processing of Signals",
  Lincoln Labortatory Publications, McGraw Hill, 1969, .
- 12. GREENFIELD, J. D.; Wray, W.C., "Using Microprocessors and Microcomputers: The 6800 family", Wiley & Sons, 1981, .

- 13. INTEL Corporation,
  "Intel Telecommunication Handbook",
  1984, Chp 4: pp 4-1 to 4-37.
- 14. INTEL Corporation.,
  "2920 Analogue Signal Processor Design Handbook",
  Intel Corporation, Aug. 1980, .
- 15. KERJAN P,,
  "Digital Signal Processing and Real Time Filtering Using the TMS32010
  Digital Signal Processor",
  Undergraduate Thesis, University of N.S.W., Nov 1984, .
- 16. KRAFT, George D; Toy, Wing N, "Mini/Micro computer Harware Design", Prentice Hall, 1979, pp 112-125.
- 17. MOTOROLA Semiconductor Products INc., "Single Chip Micro computer Data", 1984, Series C.
- 18. MOTOROLA Semiconductor Products INc.,
  "8 bit Micro processor and Peripheral Data",
  , 1984, Series C.
- 19. RADZYNER, R.,
  "Single-Chip Digital Signal Processors",
  The U.N.S.W. Division of Continuing Education, 1984, Lec. 6-7 in "Keeping Up-To-Date with Electronics Developments".
- 20. SIGNETICS,
  "TTL Logic Data Manual",
  , 1982,
- 21. STAUGAARD Jr, Andrew C., "6801, 69701 and 6803 Micro computer Programming and Interfacing", Howard Sams, 1974(?), .
- 22. TANENBAUM, Andrew S,
  "Computer Networks",
  Prentice Hall, 1981, p 143-153.
- 23. TEXAS Instruments,
  "TMS\_320\_20 User's Guide Preliminary",
  March 1985, .
- 24. TEXAS Instruments,
  "TMS\_320\_10 User's Guide",
  Texas Instruments Inc., May 1983, Chp 1-6, 8, Appendix A.
- 25. TEXAS Instruments,
  "TMS 320 10 Evaluation Module User's Guide",
  February 1984, .
- 26. TEXAS Instruments,

"Interfacing to Asynchronous Inputs with the TMS\_320\_10 (Application Report)", , 1984, p 5-6.

- 27. TEXAS Instruments,
  "9900 Family Systems Design and Data Book",
  Texas Intruments Incorporated, 1978, first edition.
- 28. TEXAS Instruments Inc.,
  "TMS 320 10 Assembly Language Programmer's Guide",
  Nov. 1983, Chp 1-4,
- 29. TEXAS Instruments.,
  "Precision Digital Sine-Wave Generation in the TMS\_320\_10: (Application Report)",
  , Feb 1984, pp 1-10.
- 30. TEXAS Instruments., "Implementation of FIR/IIR Filters with the TMS\_320\_10: (Application Report)", , 1984, .
- 31. TEXAS Intruments,
  "TMS 9995 16-bit Microcomputer data manual",
  Texas Intruments Incorporated, 1982, Chp 1-4.
- 32. VME maufacturer's Group,
  "VMSbus Specification Manual preliminary",
  , Nov 1983, Revision A3.

#### 14. COMMENTS BY MARKER

These three pages are reserved for any comments the reader may wish to make.

15. APPENDICES

# Changing the Band Rate by the EVM.

A: 2400 -> 1200 Band

UNIX EVM

STTY 1200

BAUD 2 1200

BAUD 1 1200

(Sof THUMBWHEEL SWITCH to 5 FROM 4)

	IN JUNIX	
JR.	2 STY 1200 2 C 2 BAUD2 1200 2 BAUD1 1200	i Congrol C Control C
	3 Now am use Lilbu	ng Manitor Pgw


# B: 1200 -> 2400 BAUD

	VINIX	EVN
0	STT 2400	
①		BAUD2 2400
(3)		DAUD 1 2400

STTY 2400

C
BAUD2 2400
BAUD1 2400

C
; as before



THE STATE OF STATE

# 15.1 Down Loading

#### 15.1.1 into the EMC card

These are two programs used to assemble the 6800 code into an object and a source listing. The second file, load2, downloads the object into the EMC card at a slower rate than 2400 baud. The third file, dog.c, is the C program that delays each output line by two seconds.

```
File:
       load1
        m00 - d - s $1 > m$1.lst
        sld > m.out
        chmod 755 m.out m$1.1st
        echo "get LILbug listening"
File:
       load2
        echo "get LILbug listening7"
        sleep 10
        echo "L"
        sleep 2
        cat m.out
                  ^ dog
        echo "S9"
        sleep 5
File: dog.c
                To slow things down for the receiving end of the Monitor
        /*
                                                         by Bob Smith
                              22 July '85
                Modified:
         ×
                For the DMR's Euro card Controller.
         *
        */
                                 cat filename ^dog */
        /*
                Usage:
                         . . . . .
                to compile use cc -0 dog.c -o dog */
        /*
        main()
  10
        char e;
  11
                sleep(10); /* let the monitor settle down */
  12
                while ((c = getchar())! = -1)
  13
  14
                                              /* echo input */
                        put char (c);
  15
                                               /* newline ? */
                        if(c == \sqrt{N})
  16
                                sleep(2);
                                                 /* wait 2 seconds per line */
  17
  18
  19
```

#### 15.1.2 into the EVM

This section shows how the user is able to down load the TMS\_320\_10 source code and assemble it using the EVM assembler. Note: the first character on a lines by itself in the file must be the ">", and the last character (by itself) must be the "<". These are 'markers' for the assembler to start and stop interpreting the TMS 320 10 code.

Also, the word 'end' must be on the second last line for the assember to stop assembling. It serves the same purpose as the 'end' or 'stop' statement in the BASIC and FORTRAN languages.

#### My conventions are:

- a. The user types in characters between the double quotes ("), the EVM prints out the characters between the signle quotes ('...'),
- b. words after the semicolon (;) are the comments,
- c. the set of characters <CR>> denote the user presses a Single Carriage Return,
- d. <SP> denotes One press of the Space Bar,
- e. and "^X" denotes the Control Charater X.

Activation of the TMS320 Evaluation Monitor (EVM): ( \*\*\*\* no <CR> \*\*\*\* unless it is specifically stated.)

Initial Conditions: you are in the Unix editor of the file that you intend to assemble. Note, the '?' is the MONITOR PROMPT.

- 1. "INIT <CR>"; To initialise the EVM
- 2. EVM responds with: '? CLOCK SOURCE = INTERNAL' and waits on the SAME line for a "<SP>" or an "E" (external),
- 3. "E <SP>" ; continue with initialisation. To exit this questioning, press "<CR>" instead. This will take you to step 6 of this list.
- 4. response: '? PROGRAM MEMORY = INTERNAL'; and waits on the same line,
- 5. "<SP>"; use the internal 4K (4096 bytes),
- 6. response: '?'; waiting for next command,
- 7. "ASM 2 <CR>"; assemble from port 2,
- 8. response: '? LINE NUMBERS? (NO)'
- 9. "<CR>" ; your input file has NO line numbers so the EVM generates them,
- 10. response:

#### \*\*\* TMS320 EVM ASSEMBLER \*\*\*

- 11. "^c" ; switch back to Unix via the "toggle" character,
- 12. "1, \$p" ; prepare to concatenate your 320 source file,
- 13. "^c" ; return control to the EVM

Now the EVM reads, assembles the code and echoes it onto the screen of your terminal. Now all you type is "EX" (to execute) to set things in motion.

# 15.1.2.1 Bugs

One thing Tom Millett pointed out was that once you set some breakpoints in assembled program you must use "EX" not "RUN". Also you can't use "EX" your after "RUN" was typed in. That's the way the EVM understands things. Something to do with initialising some registers? I haven't seen this problem indicated or documented clearly in the EVM User's Guide. Could've missed it.

On the hardware side of the EVM, there is a spring loaded red lever switch that is used to reset. Press it Once, you reset the program (known as a soft reset). Twice you reset the system (i.e. hard reset).

Another problem was with the line by line assembler in the EVM firmware. The following a TMS 320 10 program shows the bug and a way around it.

```
File: sacl.test.t
                 to see why the assembler doesn't recognise
                 the SACL *+, AR1 instruction
                                                   Bob Smith (4 Nov '85)
                 this code will run
        ARO
                 equ
        AR1
                 equ
                         ARO,9
                 lark
  10
                         ARO
  11
                 larp
                                           * doesn't assemble at all
                 sacl
                         *+, AR1
                         *+
                 sacl
                 larp
                         AR1
  16
                 end
```

#### 15.1.3 Differences

two sections contains some of the differences The next between the Amsterdam Compiler Kit (ACK) and the tandard Motorola assembler, and the Unix shell file to convert from ACK to the Motorola assembler code for the benefit of the reader who is familiar with it.

P.T.O for TABLE

#### APPENDIX 1

	ACK	mas00
hex #:	! comment 0x1234	* comment \$1234
strings:	.ascii	fec
bytes:	.byte	<u>fcb</u>
origin:	.org	org
equates:	<u> </u>	<u>equ</u>
label:	fred:	fred

```
File: to mas
                to convert from ACK to mas00
                Usage: to más file.m
                source file must end in a '.m'
                                Written by Bob Smith (20 Sep '85)
        cc -P $1
        mv basename $1 .s .i $1.m
        e - \$1.m <<!
  10
        g/^#/d
  11
        gs/.org/org/
  12
        gs/0x/$/
        gs/[!.]/*/g
        gs/.byte/fcb/
  15
        gs/.word/fdb/
  16
        gs/.ascii/fcc/
  17
        gs/.space/rmb/
  18
        gs/)'/1/
  19
        gs: '*) ':/1/:
  20
        gs/.ascliz)/fcc1(
  21
  22
                fcb
                         0/
  23
        gs/bra/jbr/
  24
        gs/bsr/jbs/
        gs/;/(
  25
  26
  27
        W
  28
  29
```

### 15.2 TMS 320 Brief

In this appendix, there are three sections related to the TMS\_320 family. The first contains a comparison of the TMS\_320\_10 and the TMS\_320\_20, the second, the added features of the TMS\_320\_20, and finally the architecture of the TMS\_320\_10.

#### 15.2.1 Comparison between '10 and '20

The next table highlights the main differences between both the TMS\_320\_10 and the TMS\_320\_20. To note, is the extra memory and registers in the newer member of the fmaily.

	TMS_320_10	TMS_320_20
type	modified Harvard	reconfigurable
instructions	60	1 0 9
data memory	144 words (HTERNEL)	64 K words (EXTERNAL
program memory	4 K words (INTERNAL)	64 K words (EX)ERNAL
input/output ports	8	16
on-chip RAM	144 words	544 words
auxiliary registers	2 ( 16 bit )	5 ( 16 bit )
peripherals		timer

A dual path arises with the TMS 320 10 and the TMS 320 20. If the user intends to use one of them, consideration must be given to the application at hand. The respective prices are \$ 60 and \$ 500 (1 November 1985), but they still do much the same task with the TMS 320 20 being a more comprehensive device.

#### 15.2.2 Features of the TMS 320 20

The TMS 320 20 is still a dedicated micro processor but it has features of a general purpose processor. These featuresmake it easier to use. Although having used the TMS 320 10, we basically saw in Chapter 6, section 3, how the TMS 9995 controls it, the TMS 320 20 appears to be a combination of both the TMS 320 10 and TMS 9995. For instance, the serial port in the TMS 320 20 and the TMS 9995 are very similar on operation. That is, they both can operate in byte mode or 16-bit word mode.

Many more operations are possible. Moving blocks of data is easily done in a few intstructions. A timer is in the chip that can be used for its serial port. There are strobe signals for the data, program and input and output space selection. This I.C. is easier to interface to the bus as there are bus request and grant lines. Also there is an enhanced and comprehensive instruction set.

The auto increment and decrement operations are more sophisticated, in the sense that an offset can put into the first of the 5 auxilliary registers and use it to automatically increment any of the other 4 registers. There is a repeat instruction that allows the looping of instructions as in coefficient multiplication for digital filters. Even a separate stack for pushing and pulling data memory.

### 15.2.3 The Architecture

In figure 1, there is a diagram showing the organisation of the internal hardware inside the I.C. This includes the separate data and program buses, the harware multiplier, the stack and the auxiliary registers. The TMS\_320\_20 architecture is an extrension of this, having more registers and memory.

P.T.O. for BLOCK DIAGRAM




Figure 15.1. TMS\_320\_10 Architecture

٤

a distributation de la compact de la comp

#### 15.3 Commands for the EMC card interface

: return

Possible commands for the Eurocard Micro processor Controller Card are:

16-bit words from the TMS 320 10 : read 'm' Rnm data memory starting from address 'n'. the 16-bit words in the TMS\_320\_10 C n d1 d2 d3 : change data memory starting at 'n', replacing with the data words: i.e. (n) <-- d2 (n+1) (n+2) <-- d3 the 'm' words read into the EMC : display card RAM. bug : doesn't stop displaying (goes on forever).

to Lilbug monitor.

P.T.O. for appendin 4

urran transport en la transport dependant, a como la como de la figura de la respecta de la graficación

#### 15.4 Evaluation Monitor Features

The following is a list features the user may wish to use. Looking at the 'menu' of the EVM unit there were commands on it like: 'SD32', 'HELP', 'HX16', 'STATE', 'CLEAR', 'TABLE', 'UD16', 'HATP', 'DDM', 'DPM', 'MDM', 'DT', 'ST', 'CT', 'DB', 'SB' and 'CB'. You could

- i. Display, set and clear
  - a. breakpoints ("DB", "SB", "CB"), 8 of them,
  - b. traces ("DT", "ST", "CT"), 6 of them.
- ii. Modify data memory ("MDM") or Display program memory ("DPM").
- iii. Display the contents of the Accumulator, the T register, and the P register in hexadecimal ("HATP"),
- iv. With all the 320 registers
  - a. clear them ("CLEAR"),
  - b. display the contents ("STATE").
  - v. Do some number crunching like:
    - a. converting from Hexadecimal to 32 bit Decimal,
      - i. Hex. to Signed Dec. ("SD32"),
      - ii. Hex. to Unsigned Dec. ("UD32"),
    - b. converting from 16 bit Hex. to Signed of Unsigned Dec. ("SD16" and "UD16").
    - c. Even the reverse: from Dec. to Hex.
      - a. to 32 bit Hex. ("HX32"),
        - b. to 16 bit Hex. ("HX16").
- vi. "EC" ; sets the event counter useful for looping. If you need to execute a loop a 1000 times you set this up instead of single stepping through. This is analogous to the trace function in Lilbug monitor for the Eurocard Micro Processor controller in Chapter 7.
- vii. Other things that affect the program such as executing ("EX"), Single Stepping ("SS") and Running ("RUN"),
- viii. and last but not least the Help ("H") command the regurgitate the menu
- 15.4.1 Housing for Data Acquisition Board




Figure 15.2. EVM system Housing

onto the screen.

P.T. O for appendix 5

- 15.5 Program Listings
- 15.5.1 Master (EMC card)
- 15.5.2 Slave (TMS 320 10)

He asembler doesn't understant blook likes i need an orstanski at He first chevoctor or Hist.

3315

protocol

Www 25

								•		
*** module "main	.s <sup>#</sup>				1012 BD F8 06	fred0:	bsr	getchar		
	! 1	DMR	's EUROCARD CONTROL	LER (EM 550)	1015 81 20 1017 27 F9		empa beq	#' ' fred0	! skip blanks	
	1		tten in Motorola 68	· · · · · · · · · · · · · · · · · · ·	1019 81 OD 101B 27 EC		empa beq	#newline start	! restart on newline	
	1		ng the UNSW Amsterda assembler is "m00"							
			gram, "sld", into S	•	101D 84 5F 101F 81 52		anda cmpa	#0x5f #'R'	! convert to upper case	
	:	Int	erface Program Vers	ion 2.2	1021 26 05	<del></del>	bne	fred1	······································	
•	. !			tt. Jan 6 16	1023 BD 11 BA 1026 20 E1		bsr	read	! collect words from	
	! !			Written by - Bob Smith (21 Oct '85)	1020 20 E!		bra	start	! the TMS_320_10	
					1028 81 43	fred1:		#¹C¹		
			: fully debugged (We		102A 26 05		bne	fred2		
	!			rd, sends it out and waits	102C BD 12 9C		bsr	change	! modify words in	
	!		the acknowledgemen		102F 20 D8		bra \	start	! the TMS_320_10	
		(Se	ee "lp2nd.t" in the	appendix)		fred2:	,			
	:	ADD	RESSES		1031 81 4D	11 002.	стра	#'M'	! back to monitor	
	·	HUU	,		1033 26 01		bne	fred3	- pack to moniton.	
1700	T	MSmem =	0x1700	! last 256 btyes reserved for	1035 3F		swi	11 040	•	
1700	!		· ·	128 TMS 320 10 words		fred3:	•			ĺ
F806	-	getchar =	0xf806	! input char from keyboard	1036 81 44		cmpa	#'D'		
F80F	, -	rint =	0xf80f	! cr/lf then msg pointed to by the X reg	1038 26 16		bne	illegal		
F8DF	-	.0 =	0xf8df	! input/output routine	İ			-	•	
•	!			•	103A CE 17 00		ldx	#TMSmem	! start of the display bloc	k
•	!	PIA	LOCATION in th	e memory map	103D FF 13 24		stx	dblock		
• •	1	!		·	1040 CE 17 80		ldx	#0x1780 -		
E400	. (	idra =	0xe400		1043 FF 13 26		stx	dblock+2	! end of the display block	٠,
E401		era =	0xe401		1046 CE 13 24 1049 C6 OE		ldx	#dblock	! set up X reg to point int	o dblod
E402		idrb =	0xe402		1049 CO OE	•	ldab	#OxE	! set up X reg to point int ! ref: pJ-24, and pJ-6	ļ
E403		erb =	0xe403		104E 20 B9		bsr	io	! ref: pJ-24, and pJ-6	l l
	ļ		Term # Nither		1048 20 89	illegal	bra •	start		
			ISTANTS		1050 CE 11 5D	1116801	ldx	#wrfmt		]
0038	•	cx2 hi =	0x38	! for PIA control registers	1053 BD F8 OF		bsr	print		
0030	-	cx2 lo =	0x30	, 10, 11, 00, 01, 06, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10	1056 20 B1		bra	start		
0003	-	addrdgts =	3							
0005		datadgts =	5		į	1				
0004		TOT =	4	! end of text character for print		Ţ	ERROR	MESSAGES	†	
0005		maxwords =	5			!			<b></b>	
000D	r	newline =	0xd	! carriage return character	1058-1072	errmsg:			en 0 and 127\n\r"	,
0003	Ĭ	nwdgts =	3		1073 04		.byte	EOT		
		<u>.</u>			1074-108E 108F 04	out_of_:			ss + nwords is > 127\r\n"	
			ھال شاہد ایک جات بات سے ایک ایک ایک میں میں میں بھی میں میں ہے۔ ایک ایک ایک جات بات سے ایک		1090-10A5	nonio-	.byte	EOT	. 41 m541 -1 -1V	
-		1 - -	THE DROGBAN		10A6 04	panie:	.ascli	"panie: invalid	algit\n\r"	
		MA]	IN PROGRAM	; 1	10A7-10B9	too_big	.byte		is too big\n\r"	
		: 	ا الله الله الله الله الله الله الله ال	· · · · · · · · · · · · · · · · · · ·	10BA 04	200_0+8	.byte	EOT	TO COO DIRAMA	
	•	•		<del>-</del>	10BB-10CC	too man	_		ny numbers\n\r"	
		. t.e	ext		10CD 04	<u></u>	.byte	EOT		
	·	• or		! start of RAM	· .	. 1	•		<	
		• • •	· · · · · · · · · · · · · · · · · · ·		1 OCE-1 OE7	eoln:	.ascii	"\n\runexpected	end of line\n\r"	
00 CE 11 OE	I	main: 1dx	k #words		10E8 04		.byte	EOT		
03 BD F8 OF		bsr		•		·	-			
06 BF 13 2E		sts	_	! save the stack pointer		. ,		•		
-						-				^
09 BE 13 2E		start: lds	·	! restore stack				. •	· · · · · · · · · · · · · · · · · · ·	age 20
OC CE 10 FB		lda		page of 11				· ••	· ·	U
OOF BD F8 OF		bar	r print	4 Q	1		-			

page 1 of 11

1009 BE 13 2E 100C CE 10 FB 100F BD F8 0F

<u>.</u> ,		•		7.
And the state of t				
^	<del>!</del>			
	USEFUL MESSAGES	11F0 BB 13 18 11F3 2B DC	adda addr	
1000-1000	<u></u>	1112 25 00	bmi r_er2	! address + nwords > 127 ?
10E9-10F9 10FA 04	c_finish: .ascii "change finished\n\r"	11F5 7C 13 29	inc remode	! not flor for wood auticu
10FB-10FC	.byte EOT	17-2 10 13 27	THE LEWOTE	! set flag for read option
10FD 04	prompt: .ascii "*"	11F8 8D 08	bsr send crt1	
10FE-110C	.byte EOT r finish: .ascii "read complete\n\n"	11FA 8D 60	bsr collect	
110D 04				
110E-1135		11FC CE 10 FE	ldx #r finish	
1136-115C	THOOLIAGE IT OF AN ALAM AN ALAM AND AN ALAM AND AN ALAM AND AN ALAM AND	11FF 7E F8 OF	bra print	•
115D-1183	trefat, andi Mannet and Hillor Monitor Mannet		! rts	
1184-11B8	ascii " c address nwords OR\n\r" c address data[1] data[2] data[5]		!	
1189 04	.byte EOT	An\r"		
	! 	4	I GEND GOVERNO	!
			! SEND CONTROL	WORD TO TMS_320_10 !
	1		!	<u> </u>
	READ FROM TMS_320_10 !	į	send_crtl:	
·		1202 86 38	ldaa # ex2 hi	! output enable the latches
	1	1204 B7 E4 01	staa cra	. Sachas cuante pue tarcues
	Read 'nwords' starting from 'addr' in the '320.	1207 B7 E4 03	staa erb	! make sure CX2 = high to disable the
	! Checks for out of range: trying to read past the end of memor	<b></b>		HIBH OO GIDAVIE OHE
•	i	{	clra !	first set the output direction
	· ·	120B B7 E4 01	staa era	
	! Read Format:	120E B7 E4 03	staa orb	•
	! r address nwords	1211 C6 FF	ldab #0xff	! all pins = output
•	<b>1</b> -	1213 F7 E4 00 1216 F7 E4 02	stab ddra	
	eg r 20 5 "collects contents of dma 20, 21, 2	5"   '210 17 64 02	stab ddrb	
4474 06 00	read:	1219 86 04	ldaa 🙉	! select the output register
11BA 86 03	ldaa #addrdgts ! read in the ADDRESS	121B B7 E4 01	staa era	. Defect the oacpat register
11BC B7 13 2A 11BF BD 13 54	staa : ndgts	121E 8B 20	adda #0x20	! cb2 as write strobe with cb1 restore
11C2 81 OD	bsr get_number cmpa #newline	1220 B7 E4 03	staa erb	
11C4 27 11	cmpa #newline beq r_err3 ! unexpected end of line	Ì	make:	! CB2 initially LOW (at reset)
11C6 BD 12 4E	bsr one byte ! test of number is one byte & + ve	1223 B6 13 2B	ldaa nwords	2011 (40 1 6066)
1109 25 12	bcs rok ! carry set -> one byte.	1226 5F	clrb	•
		1227 F1 13 29 122 <b>A</b> 27 02	empb remode	
	1	1224 21 02	beq send	
	! err msgs	122C 8A 80	40-20	
·	1		oraa #0x80	! msbit = 1, ertl word == 'read'
140P 0H 10 F0	r_er1:		send:	
11CB CE 10 58 11CE 7E F8 OF	ldx #errmsg	122E F6 13 18	ldab addr	! make the control
· · · · · · · · · · · · · · · · · · ·	bra print ! make prmsg do the rts back to	1231 F7 E4 00	stab ddra	! make the control word
	! the main loop instead of read. r_er2:	1234 B7 E4 02	staa ddrb	! output the 16 bits
11D1 CE 10 74	ldx #out of range	1237 B6 E4 00	ldaa ddra	! clear IRQ flags (bit 7,6)
11D4 7E F8 OF	bra print	123A B6 E4 02	ldaa ddrb	
	r_err3:	123D 86 30	1daa #_ex2_1o	! send 'DATA AVAILABLE' to '320
11D7 CE 10 CE	ldx #eoln	123F B7 E4 03	staa erb	force CB2 to go low
11DA 7E F8 OF	bra print	•	acca(msoyte) thru ddrb	(msbyte) -> cb2 (-)ve edge
	r_ok:	·	•	•
11DD B6 13 2D	ldaa number+1	1242 F6 E4 03	s acki: ldab crb	lwait for MCV from took
11E0 B7 13 18	staa addr ! valid address	1245 59	rolb	! wait for ACK from '320 ! -ve edge on CB1
11E3 BD 13 54	han got number I need in the Number of Monne	1246 24 FA	bcc s_ack1	- 10 0000 OIL ODI
11E6 8D 66	bsr get_number ! read in the Number of WORDS bsr one byte		lqd lqd	s_ack1 ! i.e. the cb1 restore
11E8 24 E1	bcc reri	1010 00 00		_
11EA B6 13 2D	ldaa number+1 ! xfr the number read into nwords	1248 86 38	ldaa #_cx2_hî	! CB2 = high ==> o/p disabled.
11ED B7 13 2B	staa nwords ! valid number of words	124A B7 E4 03 € 124D 39	staa crb	. n.
	page 3	t (1 1 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	rts	page 4 of (1
477 4	1 7			· 1 0
			· · · · · · · · · · · · · · · · · · ·	
				·
•				

- : : : : : : : : : : : : : : : : : : :			
	1 · · · · · · · · · · · · · · · · · · ·	127A B6 E4 01	poilread:
	! !	127A BO E4 O1	ldaa cra rola
	! TEST IF NUMBER IS ONE BYTE LONG!	127E 24 FA	bcc pollread
	[		! bpl pollread ! get another 16 - bit word.
			getw:
		1280 86 30	Idaa $\#$ cx2_lo ! enable latch output for EC to read.
	! number organisation: number, number+1	1282 B7 E4 01 1285 B6 E4 02	staa cra ldaa ddrb ! get the word
•	! MSB LSB	1288 A7 00	staa 0,x ! compiler won't allow ',x': wants '0,
	I	128A B6 E4 00 128D A7 01	ldaa ddra staa 1,x
	one_byte:	128F 08	inx ! 2 bytes inc for TMSmem table
124E 7D 13 2C	tst number	1290 08	inx
1251 27 02	<pre>beq clearc one_1:</pre>	1291 86 38	ldaa #_cx2_hi ! tri-state o/p & 'send ACK' to '320.
1253 OC	clc ! clear carry -> 16 bit #, or -ve	1293 B7 E4 01	staa cra
1254 39	rts! number is no good anyway.	1296 7A 13 19	dea count
1255 7D 13 2D	tst number+1	1299 2E DF	dec count bgt pollread
1258 2B F9	bmi one_1	129B 39	rts
125A OD 125B 39	sec! is a one byte number & +ve		!
12,55	1		MODIFY DATA MEMORY IN THE TMS 320 10
	[		
	COLLECT the data FROM the TMS 320 10	į.	]
	<u> </u>		! Change the 'nwords' consecutive memory contents
	]		! starting from 'addr'. Also checks if user tries ! to change more than the end of memory.
	Have the Eurocard Controller ( EM 550 ) store the 16 bit words		i oo onange more onan one end or memory.
·	from the TMS_320_10 starting at the TMSmem address.		!
-			<pre>! change format: ! c address data[1] data[2] data[5]</pre>
	! Format: TMSmem +0: MS byte LS byte		! eg
	+2: MS byte LS byte		c 15 82 "dma 15 now to equal 82 decimal!
			change:
	! etc. !	1290 86 03	ldaa #addrdgts
<u> </u>	collect:	129E B7 13 2A	staa ndgts
125C 4F	clra! set up PIA for input	12A1 BD 13 54	bsr get_number ! get the ADDRESS
125D B7 E4 01 1260 B7 E4 03	staa cra! access data direction register staa crb	12A4 81 OD 12A6 27 16	cmpa #newline beq ch 4
1263 B7 E4 00	staa erb staa ddra! all pins = input	12A8 8D A4	bsr one byte
1266 B7 E4 02	staa ddrb	12AA 25 18	bes ch 0 ! comments as for 'read'
1269 86 04. 126B B7 E4 01	ldaa #4 staa cra! access output register		!
126E B7 E4 03	staa crb		err msgs
1271 B6 13 2B	ldaa nuonda		i ch_1:
1271 BO 13 2B 1274 B7 13 19	ldaa nwords staa count	12AC CE 10 58	ldx #errmsg
		12AF 7E F8 OF	bra print ! go back to main
1277 CE 17 00	ldx #TMSmem ! define start of input buffer	12B2 CE 10 BB	ch_2: ldx #too many
	Tor "Trough Toring Court of Tribat Parier	12B5 7E F8 0F	bra print
	poll bit 7 in CRA for CA1 active	1000 00 10 20	ch_3:
	transition, i.e. a word has been latched in the bi-diretional buffers.	12B8 CE 10 74 12BB 7E F8 OF	ldx #out_of_range bra print
	poges of II	· · · · · · · · · · · · · · · · · · ·	Page
	1 <sup>-</sup>	•	
		· · · -	

<del></del>				· · · · · · · · · · · · · · · · · · ·		
10DE CE 10 CE	ch_4:	, 1 -4	/la = 1 =	•		
12BE CE 10 CE		ldx	#eoln			1****** to be put into RAM ******* / After the
12C1 7E F8 OF		bra	print			1
tock of to ob	ch_0:					VARIABLES in units of bytes. Mai hongrim
12C4 B6 13 2D		ldaa	number+1	! define the address		VARIABLES in units of bytes. Main program
12C7 B7 13 18		staa	addr			.data \ 15 1/1 the
12CA CE 13 1A		ldx	#databuf	! set up output buffer for 'send_data'	.   -	•
12CD FF 13 30		stx	tempx		1318-1318	addr: .space 1 EPROM.
12D0 7F 13 2B		$\operatorname{cl} r$	nwords	•		
12D3 86 05		ldaa	#datadgts	! set max on # of digits to get.	1319-1319	count: .space 1
12D5 B7 13 2A		staa	ndgts		131A-1323	databuf: .space 10 ! five - 16 bits words
				-	1324-1327	dblock: _space 4
	1				1328-1328	minus: .space 1
	!				1329-1329	remode: .space 1 ! one byte of memory
	<u>!</u>	number	organisation:	number, number+1	132A-132A	ndgts: .space 1
	!		_		132B-132B	nwords: .space Ч \
	<u>. t</u>	-		MSB · LSB	132C-132D	number: .space 2
	2				132E-132F	stacksave: .space 2
•	<u>!</u>			•	1330-1331	tempx: .space 2 ! one word = 16 bits.
	get_d	at:			1332-1333	tmp_no: .space 2 ! for the multiply routine
12D8 BD 13 54	800	bsr	get_number	! get data( nwords++ )		1
		50.	0.00	. Boo accel mot mo )		!******* to be put into RAM ********
12DB FE 13 30	*-	l.dx	tempx			
12DE F6 13 2C		ldab	number			
12E1 E7 00		stab"		1 wfm me buts into necessary buffers	3-	
·			0,x	! xfr ms byte into reserved buffer	Land of	PRINT a MESSAGE
12E3 08 12E4 F6 13 2D		inx	warmhau 14		otext	i faini a MESSAGE !
		ldab	number+1	1		
12E7 E7 00		stab	0,x	! xfr ls byte .	1	
12E9 08 .		inx	<b>6</b>			!prmeg:
12EA FF 13 30		stx	tempx .			in print
1000 00 10 00						Pts
12ED 7C 13 2B		inc ·	nwords .	! nwords < nwords + 1		
4000 00 10			_		!	·
12F0 F6 13 2B	-	ldab	nwords	·		
12F3 C1 05		cmpb	#maxwords			SEND the DATA out to the TMS_320_10 !
12F5 2E BB		bgt	ch_2	! too many		1
						] ————————————————————————————————————
12F7 FB 13 18		addb	addr		1221 25 1	send_data:
12FA 2B BC		bmi	ch_3	! in range ( addr + nwds < 128 ) ??	1334 B6 13 2B	ldaa nwords
					1337 B7 13 19	staa eount
12FC 81 OD		cmpa	#newline	! insert number just read in then		
12FE 27 02	-	beq	ch_continue	! tst for newline		pollwrite:
			- <del></del> -		133A B6 E4 O1	ldaa cra! wait for ACK from TMS 320 10
1300 20 D6		bra	get_dat		133D 2A FB	bpl pollwrite
		-		-		inject:
•	ch co	ntinue:			133F CE 13 1A	ldx #databuf
1302 7F 13 29	. –,	elr	remode	! mode = change	1342 E6 00	ldab 0,x
1305 BD 12 02		bsr	send crtl		1344 F7 E4 00	stab ddra ! can use breakpoints
1308 BD 13 34		bsr	send data	<del>.</del>	1347 08	inx
_ <del>_</del>			_		1348 E6 00	ldab 0,x
130B CE 10 E9		ldx	#c finish		134A F7 E4 02	stab ddrb ! cause cb2 to go low after data
130E 7E F8 OF	•	bra	print		134D 08	inx ! is put on the bus.
	!	rts			134E 7A 13 19	dec count
		_ <b></b>		7 But	1351 26 E7	bne pollwrite
				2000 ot 11	1353 39	rts political parts
,	••		•	1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- <del>-</del> -	· · · · · · · · · · · · · · · · · · ·
			•			
				· · · · · · · · · · · · · · · · · · ·		
•				·		
· . ·		· : .	· · · · · · · · ·			
					·	

	1			A REPORT OF THE PROPERTY OF TH				•	
•	ī	•			<u></u>	ماليست			
	÷ 1	a Em		!		gn_4:			
•		GET	a decimal	NUMBER !	13AB F1 13 2A		cmpb	ndgts	
	! ,			1.	13AE 2E BE		bgt	pani c1	
•	[	•			13B0 20 DC		bra	gn_2	
	Ī					gn_rtn:	:	_	
	!	retur	as the number in	'number, number+1'	13B2 81 20	<b>-</b>	cmpa	#1 1	! space or newline terminating the num!
	1	and a	space or newline	in ACCA	13B4 27 06		beq	ok	- opace of newline cerminating the name
	1	and a	shace or Hewittu	th ACCA.	13B6 81 OD		-		
	get hu	ım kaini		• •	13B8 27 02		cmpa	#newline	
1354 7F 13 2C	get_nu	·		•			beq	ok	
		clr	number		13BA 20 C2		bra	gn_err	! 'bad data found on integer read'
1357 7F 13 2D		clr	number+1		_	ok:			
135A 7F 13 28		clr	minus	•	13BC 36		psha	€	
135D 5F		clrb			13BD 37		pshb		
				· •	13BE 7D 13 28	-	tst	minus	! minus sign ?
135E BD F8 06	gn_0:	bsr	getchar	! sample first character	1301 27 12		beq	gn_home	
1361 81 20		empa	#1 1	Skin leading blooks			204	avv	
1363 27 F9		beq	gn 0	! skip leading blanks	13C3 B6 13 2C		1daa		1 manata tha innatan
1365 81 2D		cmpa	#1-1	l t_* on				number	! negate the number
1367 26 1B		_	••	i , 55	13C6 F6 13 2D	<u>.</u>	ldab √	( number+1	
1369 7C 13 28	•	bne	gn_1 minus	£	1309 43		coma		
136C 20 F0		inc			13CA 53		comb		•
		bra	gn_0		13CB CB 01		addb	<i></i> #1	
	panic1	:	•	:	¦13CD 89 00·		adca	#O	•
136E CE 10 A7		ldx	#too_big	•	13CF B7 13 2C		staa	number	
1371 7E F8 OF	-,	bra	print		13D2 F7 13 2D		stab	number+1	
-	error:		L	•		gn_home		,	! returns with a space or newline
1374 81 OD	<b></b>	стра	#newline		13D5 33	9	pulb		- 1 com up a phace of Heatine
1376 26 06		•		·	13D6 32			-	•
1378 CE 10 CE		bne	gn_err				pula		•
137B 7E F8 OF		ldx	#eoln		13D7 39		rts		
in the of		bra	print			1			
1975 00 10 00	gn_err:								The second secon
137E CE 10 90		ldx	#panic		1	ī			<b>!</b>
1381 7E F8 OF		bra	print	·		1	MULTIP:	LY BY	10 1
	gn_1:				Ì	į			<u>!</u>
1384 81 30	<del>-</del>	cmpa	#'0'	! first character must be a digit	1	1			
1386 2D EC		blt	error	- 111 po ouen gover, minst be s digit .		<del>====================================</del>	FERENCE ENTER	sue un orientation of the original	enter servicio de la companya de la
1388 81 39		cmpa	#191						
138A 2E E8		bgt	_	•	1200 26	mul10:	٠.		
		260	error		13D8 36		psha		! save both accumulators
138C 20 03		<b>b</b>	<b>-</b>		13D9 37		pshb		
.500 20 05	<u> </u>	bra	gn_3	! valid character is a digit	13DA F6 13 2D		ldab	number+1	! Is byte
138E BD F8 06°	gn_2:		•		13DD B6 13 2C		ldaa	number	! ms byte
ו סט עם עם טער ו		bsr	getchar	! get another character	13E0 58		aslb	_	! 2N
1204 04 55	gn_3:				13E1 49		rola,		
1391 81 30		cmpa	# <b>*</b> 0*		,				! move carry of labyte into
1393 2D 1D		blt	gn rtn	! error, so retore the char.	13E2 B7 13 32		etaa	tmn na	! bit 0 of ms byte.
1395 81 39		cmpa	#191	oo roome one char.	13E5 F7 13 33		staa	tmp_no	· · ·
1397 2E 19		bgt	gn rtn	I fiv it un' materia	13E8 58		stab	tmp_no+1	
	valid:	- O-	D 444	! fix it up, return.	13E9 49		aslb		! AN
1399 80 30		suba	#'O'	I manage to an in-	14		rola		·
139B 8D 3B				! remove the offset of ascii zero.	∬3EA 58 ·		aslb		! 8N
- UV UV UV		bsr	mul10	! multiply the number by 10 as soon	13EB FB 13 33		addb	tmp_no+1	1 1 ON
39D 5C		2		! as the next char is a digit.	13EE B9 13 32		adea	tmp_no	! add with carry ( A <- tmp + C + A )
		incb			1			-	
20# 00 42 25		_			13F1 F7 13 2D	•	stab	number+1	
39E BB 13 2D		adda	number+1	! update LS byte	13F4 B7 13 2C		staa	number	- -
3A1 B7 13 2D		staa -	number+1	- • • • • • • • • • • • • • • • • • • •				TO WHILE WE	
3A4 24 05		bec	gn_4		13F7 33		pulb		l manhama a same a
3A6 7C 13 2C		inc	number	! inc MS byte	13F8 32				! restore accumulators
3A9 29 C3		bvs	panic1	! if ovrlfw, print msg & abort q	13F9 39		pula	•	
4		"		• • • • • • • • • • • • • • • • • • • •	1,020	-	rts		! home page of !!
				page of 11		-			rugerain
:					•	-			• •
			•		•				£ .
								. '	
	1.	· :					٠.		
•			;		•	-			

```
asld
                                      tmp_no
                               std
                               asld
                               asld
                               add
                                       tmp_no
                                       tmp_no
                               rts
*** symbol table for "main.s"
                                                        abs 0030 _ex2_lo
                                      abs 0038 cx2 hi
                   abs 1700 TMSmem
abs 0004 EOT
                                     org 10E9 c finish org 12C4 ch 0
                   abs 0003 addrdgts
dat 1318 addr
                                                        org 12BE ch 4
                                      org 12B8 ch_3
org 12AC ch 1
                   org 12B2 ch_2
                                                        org 1250 collect
                                      org 1255 cleare
                   org 129C change
org 1302 ch conti
                                                        dat 131A databuf
                                      abs E403 crb
                   abs E401 cra
 dat 1319 count
                                                        abs E402 ddrb
                                      abs E400 ddra
                   dat 1324 dblock
abs 0005 datadgts
                                                        org 1012 fred0
                                      dat 1374 error
                   org 1058 errmsg
 org 10CE eoln
                                                        org 12D8 get dat
                                      org 1036 fred3
                   org 1031 fred2
org 1028 fred1
                                                        dat 135E gn 0
                                      org 1280 getw
 dat 1354 get numb
                   abs F806 getchar
                                                        dat 13AB gn_4
                                      dat 1391 gm 3
                   dat 138E gn 2
 dat 1384 gn_1
                                                        org 1050 illegal
                                      dat 13B2 gn rtn
                    dat 13D5 gn home
 dat 137E gn_err
                                                         org 1223 make
                                      org 1000 main
 dat 133F inject
                    abs F8DF io
                                                         dat 132A ndgts
                                      dat 13D8 mul10
                   dat 1328 minus
 abs 0005 maxwords
                                                         dat 132B nwords
                                      abs 0003 nwdgts
                   dat 132C number
 abs 000D newline
                                                        org 1074 out of r
                                      org 124E one byte
                    org 1253 one_1
 dat 13BC ok
                                                        dat 133A pollwrit
                                      org 127A poliread
                   dat 136E panic1
 org 1090 panic
                                                         org 1101 r er2'
                                      org 11CB r er1
                    org 10FB prompt
 abs F80F print
                                                         dat 1329 remode
                                      org 11DD r ok
                   org 10FE r finish
 org 11D7 r_err3
                                                         org 1202 send_crt
                                      org 122E send
                    org 1242 s_ack1
 org 11BA read
                                                         dat 1330 tempx
                                      org 1009 start .
                   dat 132E stacksav
 dat 1334 send_dat
                                                         dat 1399 valid
                    org 10A7 too big
                                      org 10BB too many
 dat 1332 tmp no
                    org 115D wrfmt
 org 110E words
```

equiv if accd accessible

number

ldd

```
59
2nd order lowpass filter in TMS_320_10 code.
                                                                                                                       START OF PROGRAM
Butterworth type: Cut-off Frequency = 1 kHz.
                                                                                        61
Sampling frequency = 20 kHz.
                                                                                        62
                                                                                        63
                                 Written by
                                                                                        64
                                                                                                      aorg
                                         Tom Millett (before Jan '85)
                                                                                        65
                                                                                              reset
                                                                                                                               * VECTORS
                                                                                                              setup
                                                                                        66
                                                                                              intr
                                                                                                              getin
                                         Bob Smith (5 Sep '85)
Commented by
Modified for use as a test program,
                                         Bob Smith (16 Sep '85)
                                                                                        68
demonstrating the developed protocol
                                                                                        69
                                                                                                      aorg
                                                                                                              10
                                                                                                                               * START of program.
with the DMR's Eurocard (EM 550)
                                                                                        70
and the TMS_320_10 Digital Signal Processor.
                                                                                       71
                                                                                              setup
                                                                                                      dint
                                                                                                                                       disable further interrupts
                                                                                       72
                                                                                                                               * define UNITY
                                                                                                      lack
                                                                                                              ONE
                         * RESERVED data memory for protocol.
equ
                                                                                       73
                                                                                                              UNITY
                                                                                                      sacl
                         * temporary stack for saving environment
equ
                                                                                       74
                                                                                                      lack
                                                                                                              >7f
                         * once protocol is executing.
equ
                                                                                                                               * define the address and number-of-words
                                                                                                      sacl
                                                                                                              admask
equ
                                                                                       76
                                                                                                                               * masks for the protocol
                                                                                                      lac
                                                                                                              admask.8
equ
                                                                                                      sacl
                                                                                                              nwmask
equ
                                                                                       78
                                                                                                                              * initialise relevant RAM locations
                                                                                                      zac
                         * words for the address, control and data.
equ .
                                                                                       80
                                                                                                                              * for application program.
                                                                                                      sacl
                                                                                                              хO
equ
                                                                                       81
                                                                                                      sacl
                                                                                                              x1
equ
                                                                                       82
                                                                                                      sacl
                                                                                                              x2
equ
                                                                                       83
                                                                                                      sacl
                                                                                                              y0
equ
        10
                                                                                       84
                                                                                                      sacl
                                                                                                              y1
                                                                                       85
                                                                                                      sacl
                                                                                                              y2
                         * define LABELS for readability
equ
                                                                                       86
                                                                                                                                Because of the Harvard architecture need
equ
                                                                                       87
                                                                                              ¥ .
                                                                                                                                to get coefficients from program memory
equ
                                                                                                                                into data memory.
equ
                                                                                                              ARO,5
                                                                                                      lark
equ
                                                                                       90
                                                                                                             AR1,a0
                                                                                                      lark
                                                                                                                              * instead of 18, makes life easier.
equ
                                                                                                             ZERO
                                                                                                      larp
                                                                                                                                              page zero of RAM
                                                                                       92
                                                                                                                              * offset address for moving data
                                                                                                      1,t
                                                                                                              UNITY
                                                                                       93
                                                                                                              2000
                                                                                                      mpyk
                           On chip RAM locations (data memory)
                                                                                       94
                                                                                                      pac
                         * used for the program.
        11
equ
                                                                                                              ONE
                                                                                              consin larp
        12
equ
                                                                                       96
                                                                                                     tblr
                                                                                                              *+,PORTO
        13
·equ
                                                                                                     add
                                                                                                              UNITY
        1:4
equ
                                                                                                                              * loop until all coefficients are in.
                                                                                                      banz
                                                                                                              consin
        15
egu
                                                                                       99
        16
equ
                                                                                      100
                                                                                             start
                                                                                                                                      kick off ADC for FIRST input.
                                                                                                     in
                                                                                                              xO, PORTO
                        * for safety from the 'dmov' instruction.
equ
                                                                                      101
        18
equ
                                                                                      102
                                                                                             rerun
                                                                                                                              * clear for processing.
                                                                                                     zac
        19
equ
                                                                                      103
                                                                                                             ZERO
                                                                                                     mpyk
        20
equ
                                                                                      104
                                                                                                                              * unit delay implementation.
                                                                                                     ltd
        21
equ
                                                                                      105
                                                                                                              b2
                                                                                                     mpy
equ
                                                                                      106
                                                                                                     ltd
                                                                                      107
                                                                                                             b1
                                                                                                     mpy
                                                                                      108
                                                                                                     ltd
                                                                                                              x2
                                                                                      109
                                                                                                     mpy
                                                                                                             a2
        2000
aorg
                                                                                      110
                                                                                                     Itd
                                                                                                             x1
        82
data
                        * coefficients set up in prog. mem.
                                                                                      111
                                                                                                              a1
                                                                                                     шру
        164
                                they are Q12 numbers
data
                                                                                      112
                                                                                                     eint
                                                                                                                              * enable interrupts
data
        82
                                                                                      113
        6394
data
                                                                                      114
                                                                                             wait
                                                                                                     bioz
                                                                                                                              * get the control word from the EUROCARD
                                                                                                             fetch
        ~2627
data
                                                                                      115
                                                                                                                                CONTROLLER. Note BIO pin is pulled up by
                                                                                      116
                                                                                                                                an internal resistor.
                                                                                      117
                                                                                      118
                                                                                                             wait
                                                                                                                              * hang about until a/d complete.
```

119

i.e. wait for an interrupt.

File : lp2nd.t

12

13

14

15

17

19

21

28

31

34

35

36

38

42

50

51

52

53

admask

nwmask

TARO

TAR1

TACCH

TACCL

ADDR

CRTL

DATA

NWORDS

UNITY

ARO

AR1

PORTO

PORT7

ONE

ZERO

x1

x2

y0

у1

у2

a0

a1

a2

**b**1

**b**2

đa0

da1

da2

db1

db2

ovflw

```
122
                                          * some space for bkpts
                nop
123
                nop
124
                nop
125
                nop
126
        getin
                         xO, PORTO
                                          * get one sample from port 0.
                in
127
                dint<sub>2</sub>
128
129
        cont
                ltd
                                          * tack on the 'a0 * x0' term.
                         \mathbf{x}0
130
                         a0
                mpy
131
                apaç
132
                sach
                         y0,4
                                          * only have a 12-bit DAC chip, so throw
133
                dmov
                                          * away the 4 least significant bits.
                         y0 -
134
                                                OUTPUT processed sample to port 0.
                         y0,PORTO
                out
135
                         rerun
136
137
138
139
 140
                         START
                                          PROTOCOL
 141
142
                between the TMS_320_10 and the EM 550
143
                micro-processor controller card.
 144
 145
 146
 147
        fetch
                dint
                                          * disable the maskable interrupt
148
                         CRTL, PORT7
                in
                                                  get control word from port 7
149
 150
                                          * save the environment, i.e the auxiliary
                         ARO, TARO
                sar
 151
                         AR1, TAR1
                                          * registers and the accumulator.
                sar
152
                         TACCH, 0
                sach
153
                         TACCL
                sacl
                                            pick out the address
155
                         CRTL, O
                lac
156
                and
                         admask
157
                sacl
                         ADDR
158
                lac
                         CRTL, 0
                                          * pick out nwords
159
                                          * extract the number-of-words to transfer.
                and
                         nwmask
160
                sacl
                         NWORDS
161
                                            test bit 15 : a 'read' or 'change' instruction.
162
                lac
                        UNITY, 15
163
        tstb15 and
                         CRTL
164
                                          * is zero, go and change data memory
                bΖ
                         change
165
166
167
168
                                 READ
169
170
171
172
                Master wants to collect 'NWORDS' words starting from
                address 'ADDR' in data memory.
173
174
175
       READ
176
                                         * output NWORDS starting from address given.
                        ARO, NWORDS
                lar
177
                lar
                        ARI, ADDR
178
179
                        *+.PORT7.ARO
```

```
rpoll
182
                bioz
                                          * wait for EC to collect the word.
                         dec
183
                þ
                        rpoll
184
185
       dec
                banz
                        output
186
                        HOME
                                         * pack up and go home
188
189
190
                                 CHANGE
191
192
193
194
        CHANGE nop
195
        cpoll 
                                          * wait for first data word to arrive
                bioz
                         go
196
                þ
                         cpoll
197
198
                larp
199
                lac
                                          * set up counter and start address.
                         nwords,0
200
                lark
                         ARO, addr
201
        getdat
                                          * collect data from port7
                in
                         data,port7
203
                larp
                                          * indirect storage with auto-increment, ARO
204
                         *+,AR1
                sacl
                                            contains the data memory address
205
206
                         *<sub>+</sub>
                sacl
                                          * this works but SACL *+, AR1 doesn't
                         AR1
207
                larp
208
209
                         getdat
210
211
212
                got all data
                                         in to the dma
213
214
215
216
217
218
219
220
                                         * restore aux. reg. & acc.
221
       HOME
               lar
                        ARO, TARO
222
                        AR1, TAR1
                lar
223
                        TACCH, 15
                lac
                                         * the high 16-bit word in the acc.
224
                adds
                        TACCL
225
                                         * enable interrupts
                eint
226
227
                                         * continue with the rest of the program.
                        wait
228
                                         * <for assembler>
                end
229
```

#### 15.6 Test Programs

popular

The follwing are some test programs. But first, a definition of the "S record" is presented. Then, a sample program to test the status lights on the Eurocard Micro processor Controller.

### 15.6.1 S record format

This is how the S record is constructed. Over the years in the course, nowhere has a clear-cut definition been stated, most people assumed you knew. The following are the components of the S record.

S1 byte start instructions checksum count address

here there are nine bytes (09), start address = 1010 hex and the checksum = F9

89 to complete the record. Thus the SIS9 record.

The program listing was:

*** module '	outchtst.s" !	A shor		ng program to Output ONE character. ocard Microprocessor Controller.
· · · · · · · · · · · · · · · · · · ·	1			a Lilbug routine: 'outch1'
•	! !			Written by Bob Smith (17 July '85)
F809	outch1	##	0xf809	
	,	org	0x1010	! start of RAM program
1010 86 5A 1012 BD F8 1015 3F	09	ldaa jsr swi	#'Z' outch1	

<sup>\*\*\*</sup> symbol table for "outchtst.s" abs F809 outch1

# 15.6.2 MC 6803 port 1 testing

This program allows the user if the MC\_6803, and the decoding I.C.'s are operational. Pto for  $1.5h'_{\Lambda q}$ 

```
*** module "p1countup"
                                          Test program #2:
                         To count up and display on Status Lights.
                         Note: Lights are hardwired to port 1 in the MC 6803.
                                                           Written by
                                                           Bob Smith (30 July '85)
                                                   ! ddr
     0000
                 p1ddr
                                  00x0
                                                   ! data register
                                 0x02
     0002
                p1d
                                                   ! zero for the display (+)ve logic
     0000
                 zero
                                                   ! output state
     OOFF
                 output
                                  0xff
                                  0x1000
                                                   ! ram starting address
                         .org
1000 C6 FF
                                  #out put
                         ldab `
1002 F7 00 00
                                  p1ddr
                                                           all pins = output
                         stab
                                                           initialise to display zero
1005 86 00
                         ldaa
                                  #zero
                 go:
                                                   ! start at 00
                                  p1d
1007 B7 00 02
                         staa
                                                   ! count from 00 to FF with a delay
100A 4C
                         inca
                 z:
100B BD 10 13
                         jsr
                                  delay
100E B7 00 02
                         staa
                                  p1d
                                                           repeat count sequence
1011 20 F7
                         bra
                                                   ! of say 1 sec
                                  #0xffff
1013 CE FF FF
                 delay:
                         ldx
1016 09
                 do:
                         dex
                                                   ! waste time instr.
                                  #0
1017 8C 00 00
                         срх
101A 26 FA
                                  do
                         bne
101C 39
                         rts
```

\*\*\* symbol table for "p1countup"

org 1005 go abs 00FF output org 1013 delay org 1016 do abs 0000 zero org 100A z abs 0000 plddr abs 0002 p1d

# 15.6.3 Memory Test for TMS 320 10

This is a sample program that shows the user how the table read (TBLR) table write (TBLW) instructions are used within the TMS 320 10 code. P.T.O.

```
File: testmem.t
                                 Test Program for Understanding
                To put a number into a memory location and then try to
                alter it via the monitor. Note, this demonstrates both data
        *
                and program memory access. When READing INto the data memory, a
        ×
                 'tblr' is done. When WRITing OUT, a 'tblw'. Note, the tblw is
        ¥
                 analogous to the out instruction.
  10
                                                          Written by
                                                          Bob Smith (12 Sep '85)
  12
  13
                 MUST use 'EX' with breakpoints for the TMS 9995's copy
                 of the TMS 320 10 data memory to be updated.
  15
  16
                 use 'RUN'. This will automatically update the TMS 9995's copy of
  17
                 the data memory. After this you can't use breakpoints: unless you
  18
                 do a 'hard reset' and assemble the source program again.
  19.
  20
                 Now it is possible to INSPECT the data and program memories,
  21
                         1: DDM or MDM
  22
                 via,
  23
                         2: DPM or MPM
  24
                                                                   >64
                                                                           >C8
                                                           bottom
                 WHAT TO EXPECT:
                                                  middle
  25
                                          top
                                                                           pma200
  26
                                                           dma7
                                                                   pma100.
                                          dma3
                                                  dma5
                         memory:
  27
                         contents:
  28
                                          * data memory ( TMS_320_10 internal RAM )
  29
        ARO
                 equ
                                          * dummy locations
  30
        top
                 equ
  31
        middle
                 equ
  32
        bottom
                equ
  33
  34
  35.
                 aorg
                         fill
  36
        reset
                 b
  37
                                          * Philosophically:
  38
                         10
                 aorg
                                                  first 7 locations of program memory
         *
  39
                                                  are reserved for internal use:
  40
                                                           interrupts.
  41
                                                  e.g.
  42
                                          * PUT A NUMBER INTO THE DATA MEMORY
  43.
        fill
                 larp
                                                  here, put 7 into dma"top"
                         ARO,7
  44
                 lark
                                                  via the auxiliary register.
                         ARO, top
  45
                 sar
  46
         ×
  47
  48
                 lack
                         bottom
                                                  via the accumulator
  49
                 sacl
  50
                                          COPY CONTENTS OF DATA MEM. INTO PROGRAM MEM.
  51
                                                  put contents of dma5
                         100
  52
                 lack
                                                  into pma100 (i.e >64).
                 tblw
  53
                         top
                                          * for the brkpt.
  54
                 nop
                                          COPY CONTENTS OF PROGRAM MEM. INTO DATA MEM.
  55
```

#### APPENDIX 6

```
* Can you do an 'lack da0' somehow ??
56
                                          i.e. >C8
              lack
                       200
                       ARO, middle
58
              lark
                                                 copy pma200 contents into dma"middle
                                                 via the auxiliary register.
              tblr
59
                                        * for the brkpt.
60
              nop
                       wait
61
      wait
62
                       200
63
              aorg
64
              data
      da0
65
              end
66
```

P.T.O. for more test programs:

```
e : get16+bio.t
                     Test program 320.1
             to read in a 16-bit control word from the '320 data bus.
             also uses the bio pin for the read.
                                              Written by
                                              Bob Smith (28 Oct '85)
     crtl
             equ
     port7
             equ
    reset
                     main
                     main
     int
             bioz
    main
                     get
                     main
                     ertl, port7
    get
             in
                     crt1,0
             lac
    ever
             nop
             nop
                     ever
             end
 : getput16.t
                     Test program 320.3
            To read IN a 16-bit control word from the '320 data bus
            and the write it back OUT to the master (EM 550).
                     Also uses the bio pin for the read.
                                             Written by
                                             Bob Smith (7 Nov '85)
            equ
                     7
    port7
            equ
                     main
    reset
    int
            þ
                     main
    main
            bioz
                     get
                     main
                     ertl,port7
            in
    get
            lac
                     crtl,0
                                     * reflect the result immediately.
            nop
                    crt1, port7
            out
                                     * throw it back out
    ever
            nop
            nop
                     ever
            end
```

```
aorg 20
                                         * put the number 22 into (dma=1)
                         22
         start
                 lack
                 sacl
                 b
                         start
                 end
File : intopma.t
    2
                                         Test Program
                To write out the contents of data memory 7
                into program memory 40 forever.
                        Contents of dma7 = 9. Also 40 is >28.
                                                from data to program memory.
                Convention:
                                for
                                         tblw
                                                from program to data memory.
                                         tblr
                                for
  10
  11
                                                        Written by
  12
                                                         Bob Smith (12 Sep '85)
  13
                        20
                aorg
                lack
        start
  15
                sacl
                        40
                lack
                tblw
  18
                Þ
                        go
  19
                end
  20
File : lbltest.t
                To test the duality of the 'equ' statement with the TMS 320 10
                instructions.
                                                        Written by
                                                        Bob Smith (16 Sep '85)
        * COMPILES OK
                                          define as
                                                a label
        port0
                equ
        х0 .
                equ
                                                data memory location
  12
                        x0,port0
        go
                ìn
  13
                nop
 14
  15
                end
 16
File : put16.t
                        Test program 320.2
                to output in a 16-bit control word to the '320 data bus.
                IT WORKS
                                                Written by
                                                Bob Smith (29 Oct '85)
                equ
        port7
                equ
 10
                                                                            page 2 of 4
 11
       reset
                        start
 12
                        start
        int
```

page 1 of 4

File: intodma.t :

```
lack
                   crt1,0
           sacl
                                    * change bit position determined by
                   crtl,3
           lac
                                     the shift (bit 8 = 1 here)
                   crtl,0
           sacl
                   crt1, port7
   put
           out
   forever nop
                                   * room for a breakpoint
           nop
                   forever
           b
           end
: put8cts.t
                   Test program 320.2
          to output in a control word to the '320 data bus forever.
          IT WORKS
                                           Written by
                                           Bob Smith (28 Oct '85).
          equ
   crtl
  port7
                   7
          equ
                   start
  reset
  int
                  start
          b
  start
                  >FF
          lack
                  crt1,0
          sacl
  put
                  crt1, port7
          out
  ever
          nop
                                   * room for a breakpoint
          nop
                  put
          end
```

```
File : tl.out.t
                                         Test Program #1.320
                To output a 16-bit word on the TMS 320_10 data bus forever.
                Also to observe the timing signals being fed into the interface.
                                                         Written by
                                                         Bob Smith (11 Sep '85)
                IT WORKS
  10
  11
         dummy
                         127
  12
  13
        reset
                         start
  14
  15
                         255
        start
                lack
  16
                sacl
                         dummy
                        dummy,?
  17
        cont
                out
                                         * port 7
  18
                nop
  19
                nop
  20
                nop
  21
                nop
  22
                nop
  23
                nop
  24
                nop
  25
26
                nop
                nop
  27
                nop
  28
                b
                         cont
  29
  30
                end
  31
*** module "init.ex
                                 .data
0000 01
                        datbuf: .byte
0001 02
                                 .byte
0002 03
                                 .byte
0003 04
                                 .byte
0004 05
                                 .byte
0005 06 06 06 06 06 06 06 \
                                                         ! initialise 8 bytes to the value of 6
                                 .byte
000D 07
                                 .byte
*** symbol table for "init.ex"
dat 0000 datbuf
*** module "tst04.s"
                                to test the 'fcb 4' on end of ascii string.
                                                                                 15 Oct '85.
     F80C
                        pdata1 ≈
                                         0xf80c
```

```
0x1000
                                .text
1000 CE 10 08
                               ldx
                        main:
                                        #halt
1003 BD F8 OC
                                jsr
                                        pdata1
1006 3F
                                swí
                                .data
1008-1017
                                .ascii "ERROR; halt:\n\r\04"
                       halt:
```

\*\*\* symbol table for "tst04.s" dat 1008 halt txt 1000 main

abs F80C pdata1

网络海绵海绵 化二烷二烷二烷

#### 15.7 Buses

"Buses, which tie boards to data, control, and power lines, form the backbone of computer systems." [Conolly] This appendix will outline the standard buses used and the new Versa Module Europa bus. The following material has been summarised from Connolly and the VME specification manual.

#### 15.7.1 in General

Firstly, the RS-232C bus. Binary serial data is transferred between data processing equipment. The maximum data transfer rate is 20 kbits per second at a maximum cable length of 20 metres. It has 4 control lines: Request to send (RTS), Clear to send (CTS), Data set ready (DSR) and Data terminal ready (DTR).

Secondly, the IEEE-488 or the General Purpose Interface Bus (GPIB), is used for interfacing remotely programmable and non-programmble test intruments. It can be implemented for 'talking', 'listening' and 'controlling'. That is, it can support devices that do the talking or listening or controlling. Also this bus can support a maximum of 15 devices at a transfer rate of 1 M bit per second.

The asynchronous transfers are coordinated by 3 handshake lines: the Data Available (DAV), Not ready for data (NRFD) and the Not data accepted (NDAC). In total, there are 24 lines on this bus. Eight of them are for data transfer, allowing byte transfers. Eight for control signals and the rest are for the power and shielding.

#### 15.7.2 VME Overview

In 1981 three companies, Motorola, Signetics and Mostek wrote up the VMEbus specification to support the 68000 processor family. It is an aynchronous system and it uses a backplane for the boards instead of the cable connectors. Essentially, this is a multi\_processor system where the bus can be shared between them.

The signal line length is stated to be 19 inches compared to the 20 metres for the RS-232 or the IEEE-488. However, an investigation revealed that there are three groups of bus lines in this VME system: the VME global bus, the VMX private parallel link, and the VMS serial link. Left over, are 64 pins on this backplane that can be used for input and output paths.

The global bus can be reconfigured to have 8, 16 or 32 data lines, and 16, 24 or 32 address lines. Depending on the number of lines needed, this system is easily adaptable. The VMX, being a private link, can access additional memory, handle higher priority traffic or even connect dedicated resources such as terminals or data acquisition systems into the system.

The serial bus allows rapid communication between the various modules plugged into the system. It can be used for broadcasting messages throughout the system. See figure 15.1 for use of this VMS bus. Only three lines, serial data (serdat), serial clock (serclk) and the system reset (sysreset) are provided.

If we define 'n' as being 8, for a byte, and 16 for a word length, it takes n+2 clock cycles to transmit and n+1 clock cycles to receive the serial bit stream. If the clock period is 200 ns, then from the timing diagram, on page B-26 of the TMS 320 20 Preliminary User's Guide, 8 bits will provide a rate of 500 kbps and 16 will give 280 kbps.

# VMSbus: GLOBAL SERIAL LINK




Figure 15.3. Global Serial Link

A figure quoted by the speaker at a Digital Signal Processing Seminar at Texas Instruments in Sydney (23 October 1985), was 2.5 Mbits per second. This implies there is a different frame of reference in calculating the maximum bit transfer rate. Perhaps, he was referring to the minimum serial port clock time of  $8 * 0.25 * 200 \, \text{ns}$  ( =  $400 \, \text{ns}$  ), giving 2.5 Mbps ?

The next two figures show how this bus can be used for serial and parallel bit stream communication. They are, the 'virtual signal line' and the 'virtual bus'. The diagrams are self evident.




Figure 15.4. Virtual Signal Line example





Figure 15.5. Virtual Bus example

15.8 Timing Diagrams for the TMS 320 10





# 15.9 Worked example for Slave Program

The following is a worked example to indicate how the coefficients of the test program, in the slave processor, were calculated. Due to the volume of this work, and the thesis submission deadline, will be added to an appendix at a later date.

15.10 Circuit Diagram


15.10.1 of the EVM board





المح

15.10.2 of the Interface



# TABLE OF FIGURES

Figure 1.1.	Example of a Digital Modem (receiver)	4
Figure 2.1.	Thesis Development	. io
Figure 3.1.	Interface	. 14
Figure 3.2.	Protocol	15
Figure 4.1.	n - Duplex Communication	_ 21
Figure 5.1.	Links bewteen chapter 5 to 10	_ 22
Figure 5.2.	System Block Diagram	23
Figure 6.1.	Address Lines of the EVM	29
Figure 6.2.	Data Lines of the EVM	30
Figure 6.3.	A/D conversion	32.
Figure 6.4.	D/A conversion	_ 34
Figure 6.5.	EVM RS-232 Communication	37
Figure 7.1.	EMC card Block Diagram	42
Figure 8.1.	Design Process	44
Figure 8.2.	Intermediate Chapter Overview	48
Figure 9.1.	Functional Diagram of the Interface	48
Figure 9.2.	Master to Slave timing diagram	49
Figure 9.3.	Slave to Master timing diagram	- 61
Figure 10.1.	Flowchart for the Master: EMC card	56
Figure 10.2.	Flowchart for the Slave: TMS_320_10	57 -
Figure 10.3.	Filter function for Second Order Butterworth	_ 58
Figure 15.1.	TMS_320_10 Architecture	_78
Figure 15.2.	EVM system Housing	81
Figure 15.3.	Global Serial Link	88
Figure 15.4.	Virtual Signal Line example	89
Figure 15.5.	Virtual Bus example	90
	IN/OUT INSTRUCTION TIMING	91a 92
•	EVM CIRCUIT DIAGRAM	93a 94a
15-8	INTERFACE CIRCUIT DIAGRAM	Ta