DESIGN & APPLICATION OF

A TMS_320_20 STAND ALONE

RUN BOARD

Designed by

Ron Fox

Troubleshooted & Documented by

Bob Smith

Supervisor:

Dr R. Radzyner (UNSW)

Department of Electrical Engineering School of Electrical Engineering & Computer Science University of New South Wales

ABSTRACT

As the project stands, it is very close to being finished. The limits have been discovered and now, ways of detouring around these limits can be developed.

- to the board is running as opposed to the beginning,
- * test programs, included in the appendix, run everytime all the time,
- times seems to run out when there is more than one person playing a significant part in the development and troubleshooting.

 Keywords to keep in mind are:
 - 1. Digital-to-Analogue and Analogue-to-Digital Conversion,
 - 2. Wait States,
 - 3. Filters,
 - 4. Ready and Reset Logic, and
 - 5. Memory timing cycles.

ACKNOWLEDGEMENTS

I would like to acknowlege the following people for the progress of this project:

Dr. Radzyner -	For supervising the project over the months of its life,
Ron Fox -	For creating the original circuit,
Joe Yiu -	For converting the circuit diagram into a printed circuit board layout and debugging some of the hardware,
Tom Millett -	For being there to field my questions about the TMS_320_20,
Jeff Skebe -	For aiding me in understanding the memory structure with the aid of the Logic State

Analyser,

AIMS OF PROJECT

- 1. To construct a stand alone digital signal processing run board that will be execute a TMS_320_20 program.
- 2. Test each part of the system for functionality,
- 3. Apply a software program to generate the Lower Side-Band of an input signal, with carrier frequency of 16 kHz, from an input signal ranging up to 4 kHz.
- 4. <u>Document</u> the system, in the event of incompletion, for the next person to continue the train of thoughts perhaps with a later version from the TMS 320 family.

ATTRIBUTES

- Single board system,
- 2. On board D/A and A/D,
- 3. Maximum Input frequency of 19.5 kHz and maximum Output frequency of 19.5 kHz (or 100 kHz upper limit after hardware modification)**
- 4. Uses latest switched capacitor filters from Reticon that has flat group delay up to 2 times the cut-off frequency,
- Function of the board can be altered by replacing EPROMs with their corresponding programs,
- 6. Uses +/-18 volt and +8 volt power supplies.
- 7. Program reset capability,

** depends on program length and the time between output instructions

CONVENTIONS USED IN REPORT

Throughout this report, the following conventions will be observed:

- 1. Signal lines will be in upper case, e.g, READY (Ready)
- 2. Logic levels, whether HIGH (+5 volts) or LOW (0 volts) in state,
- 3. Active LOW lines will have an asterisk following the signal, e.g, CE* (chip enable)
- 4. Integrated Circuit <u>numbers</u> will have an underscore ('_') placed at certain points in the number to emphasise the device, e.g, TMS_320_20 to stand for the TMS32020,
- 5. More siginificant lines will have the higher number associated with it. For instance, in the sequence D15..D0 --> D15 is the Most Significant Bit (MSB) of the data bus; similarly A15 is the MSB compared with A0 being the least of the address bus,
- 6. Appendices will have 6 as the prefixed number for instance, Appendix 2 is chapter 6.2 in the contents page,
- 7. Figure numbers will have locations coded into the number, for example, Figure 3 in chapter 2 will be shown as Figure 2.3.

CONTENTS

1.	INTR	RODUCTION	1
	1.1	External Program Memory	2
	1.2	Principle of Operation	3
	1.3	Operation of Circuit	3
2.		TT - OUTPUT	
	2.1	Data Collection	
		2.1.1 Input Protection	5
	2.2	Data Output	7
	2.3	Buffers and Filters	7
	2.4	Anti-aliasing and Reconstruction Filters	9
	2.5	Function of SCFs	9
3.	CONT	<u>rol</u>	11
	3.1	Hardware	11
	٠.	3.1.1 EPROMs	11
		3.1.2 Wait States for the TMS_320_20	12
		3.1.3 Reset Logic	14
		3.1.4 SCF start up	16
		3.1.4.1 Loading the Internal Register	17
	3.2	Software	18
		3.2.1 Test Programs	18
	•	3.2.2 Cycle Timings	19
		3.2.3 Specific Application	19
		3.2.4 Eprom Burning	19
		3.2.5 Using the SWDS	20
4.	FIND	OINGS	21
	4.1	Nuances	21

		4.1.1 Hardware Reset	21
		4.1.2 SCF kick off	,21
		4.1.3 Program Memory	22
	4.2	Problems Encountered	22
	4.3	Unresolved Questions	22
	4.4	Modifications	23
· .	Note	<u>s</u> made by Reader	24
·	APPE	NDICES	27
	6.1	Hardware Information	28
		6.1.1 Circuit Diagram	
		6.1.2 TMS_320_20 pin outs	28
		6.1.3 I.C. Layout	28
		6.1.4 A wiring diagram of the system	28
		6.1.5 SCF data sheet	28
	6.2	Wait State Determination	33
	6.3	Testing Programs	36
	6.4	Current Drain from Power Supplies	38
	6.5	Instruction Cycle Timings	39
	6.6	Memory Map Adjustment	41
	6.7	Burning EPROMs	
		6.7.1 PROM_BURN ala 313	42
		6.7.2 PROM_BURN ala DSL	42
	6.8	SSB program for the TMS_320_10	47

TABLE OF FIGURES

Figure	1.1	System Block Diagram	• • • • • • • • • • • • • • • • • • • •	1
Figure	1.2	TMS_320_20 Memory Map		2
Figure	2.1	Basic A/D conversion stage		6
Figure	2.2	Input Protection Circutry	• • • • • • • • • • • • • • • • • • • •	* 6
Figure	2.3	Basic D/A conversion stage		7
Figure	2.4	Input & Output Stages	• • • • • • • • • • • • • • • • • • • •	8
Figure	3.1	Controlling Network		12
Figure	3.2	Wait State Realisation	• • • • • • • • • • • • • • • • • • • •	14
Figure	3.3	Designed Reset Circuit	· · · · · · · · · · · · · · · · · · ·	15
Figure	3.4	Diagram of Counters	· · · · · · · · · · · · · · · · · · ·	17
Figure	3.5	Internal Register Input	• • • • • • • • • • • • • • • • • • • •	18
Figure	6.1	System Wiring Diagram	· · · · · · · · · · · · · · · · · · ·	28
Figure	6.2	Reading form EPROM		33
Figure	6.3	Execution of Normal Instruct	ions	34
Figure	6.4	Execution of an Input Instru	etion	35
Figure	6.5	xflag.lst		36
Figure	6.6	inout2.1st		37
Figure	6.7	Instruction Cycle Timings		39
Figure	6.8	inout.lst cycle timings	• • • • • • • • • • • • • • • • • • • •	40
Figure	6.9	xflag.lst cycle timings		40.
Figure	6.10	Memory Map Adjusted		41

1. INTRODUCTION

As this is a stand alone printed circuit board, the heart of it is the Texas Instruments TMS_320_20 Digital Signal Processing (DSP) I.C. This I.C. has to control how the board reads the input signal, processes it and feeds it to the outside world.

Its set of instructions are stored in two EPROMs, side by side on the address bus. Figure 1.1, shows how the TMS_320_20 is connected to the rest of the system.




Figure 1.1. System Block Diagram

1.1 External Program Memory

This TMS_320 family member only access its program externally. Unlike the TMS_320_10 with 4 Kbytes of internal program memory, hardware has to be created to handshake with the associated EPROM. Figure 1.2 shows the separation of the Program and Data memories and the Input and Output space.




Figure 1.2. TMS 320 20 Memory Map

On the hardware side of the DSP I.C., there are signal lines that are activated in the correct time to access either the program bus or the data bus. Namely, the Program Strobe (PS*) and the Data Stobe (DS*). In addition, there is an Input/Output Strobe (IS*) line to indicate that its space is being accessed during the instruction.

One thing to consider, is the speed compatibility of the I.Cs. In this design, the fastest EPROMs, slower than the TMS 320 20 cycle time, were chosen. At this point, the use of the READY line to indicate to the TMS 320 20 that the information has not been completely accessed, prevents the DSP I.C. from overunning the EPROMs and catching every, say, third instruction.

1.2 Principle of Operation

Irrespective of program coded into the EPROMs, the input signal whether digital or analogue, is sampled, processed and then output. Here, the Switched Capacitor, Anti-aliasing and Reconstruction filters and the Sample-and-Hold circuit sample the input signal.

It is then acted upon by the code in the TMS_320_20 whether to filter digitally, frequency translate or scramble the input sequence of samples. Note, a 16-bit number is the quantity to be manipulated in the TMS_320_20.

Finally, the number is fed out into the Digital-to-Analogue Converter and then through the Anti-aliasing, Switched Capacitor and Reconstruction filters.

1.3 Operation of Circuit

Looking at the schematic diagram in Appendix 1, the circuit operates basically as follows:

- a. Reset pressed to initiate the program
- b. Program begins
 - 1. dividers provide trigger signal for Switched Capacitor Filters (SCFs)

- 2. SCFs start sampling
- 3. sample is reconstructed by analogue filter after SCF
- 4. Analogue to Digital Converter (A/D) selected
- 5. Sample and Hold circuit passes on sample to A/D
- 6. program processes received sample
- 7. Digital to Analogue Converter (D/A) selected
- 8. output processed sample is converted
- converted sample put through anti-aliasing filter for SCF input towards the outside world,
- 10. goto step 5, if circuit is collecting or fedding samples as determined by the program correctly because the input samples are continually flooding in at the input of the S/H and the next valid input instruction addresses the A/D,
- c. If program locks up doesn't input or output anymore & a self test pulse is supposedly sent to the TMS 320 20, then goto step b)

2. INPUT - OUTPUT

The first stage explaining the system block diagram (shown in the introduction as Figure 1.1) is by showing how the input signal is converted from an analogue signal into a suitable form for the TMS_320_20 data bus. Similarly, in the opposite direction, the conversion form will also be examined.

Obviously, Digital-to-Analogue (D/A) and Analogue-to-Digital Converters (A/D) must be used. In this system, these 12 bit devices are connected to the upper 12 bits of the TMS_320_20 data bus. Naturally, a Sample-and-Hold (S/H) circuit is the other unit in the pair with the A/D.

2.1 Data Collection

The heart of the input collection hardware is the A/D and the S/H. This pair will take a maximum time of 8 micro-seconds (us), (5us conversion \pm 3 us acquisition) to convert from analogue to digital form, giving a 125 kHz sampling frequency (1/8us).

As a precautionary measure, input protection is added in the event of too high a voltage being accidentally injected into the system. Figure 2.1 shows the basic components and the A/D system.

2.1.1 Input Protection

Referring to the circuit diagram, in Appendix 1 or Figure 2.2 here, the 1.8 kOhm resistor extracted from the input stage and put before the two diodes, D1 and D2, the gain of the amplifier is still -1. The purpose of this is to




Figure 21. Basic A/D conversion stage

limit the current through either of the diodes.

In the event of a large signal, greater than 10 volts peak-to-peak, it is limited to the +/5 volts rails. Notice that there is a 100 kOhm resistor directly from the input. This makes the input impedance of the pcb, 100 kOhms.




Figure 22. Input Protection Circutry

2.2 Data Output

Again, the heart, of the output stage is the D/A converter. Here, the maximum repsonse time is 8 us (4 us conversion + 4 us settling), giving 125,000 samples per second. But, as limited by the filter stage, shown later, this is limited to 19,500 samples per second. From the circuit diagram, in Appendix 1, output 2 has the potential of suppling this maximum sampling rate.




Figure 23. Basic D/A conversion stage

To guard against the output from short circuiting to ground, a resistor is connected in series with the output signal from the D/A. The second function of this resistor is to provide an approximate output impedance of 600 ohms.

2.3 Buffers and Filters

From the following diagram, the 'buffers & filters' block in the earlier conversion stage diagrams seem to be a complicated arrangement. Essentially, the Low Pass Switched Capacitor Filter gives rise to the rest of the 'electronics. The purpose of the (LP)SCF was to be able to set the cut off frequency by having the program feed it the appropriate number on the data bus.




Figure 24. Input & Output Stages

In whatever direction the signal flows, an anti-aliasing filter must be encountered first to limit the higher frequency components, then the SCF itself and finally the filtered signal must be reconstructed. Hence, the reconstruction filter.

The anti-alising and reconstruction filters are simple low pass filters with unity gain where the input pair has a cut of frequency of 10.6 kHz (suitable for audio) and the output pair having 106 kHz cut off. The only restriction is the upper limit of the 19.5 kHz for the SCF as the trigger frequency limit is 2.5 MHz (2500/128 = 19.5). This means that the output (#1, circuit diagram in Appendix 1) is limited to the 19.5 kHz.

If this system is to cater for a 60 kHz output then it can be tapped off from the D/A via a 560 ohm resistor, thus, bypassing the anti-aliasing, switched capacitor and reconstruction filters. However, this maximum frequency of 19.5 kHz applies to the input stage as well - providing the cut-off frequencies for the anti-aliasing and reconstruction filters are greater than this.

2.4 Anti-aliasing and Reconstruction Filters

Feedforward compensation circuit was used for LM301 because it had a fast pulse response time, 1 us, allowing a maximum input frequency of 1 MHz. The two circuits in the LM301 data sheet appeared to have a slower rise time : in the order of 20 us.

If the feedback components in this feedforward configuration are such that R = 10 kOhms and C = 150 pF then the 3 dB frequency is approximately 100 kHz.

2.5 Function of SCFs

To start the SCFs sampling, an initial software instruction has to load the internal register of the binary counter from the data lines going to it. As long as the system clock is changing state, the counter can increment the

number. When counting has finished, the output, fed through some logic, causes it to reload itself with the number latched into the register and proceeds to count again. See Figure 2.4 (earlier) for a frame of reference.

Everytime the counter times out (active low output), a single shot multivibrator is triggered on the negative edge to produce a standard trigger for the SCF. The pulse repetition frequency determines the sampling frequency, hence the 3 dB frequency.

As was highlighted in this chapter, the input and output stages interconnect together very simply. Since this system, at one end, has digital information and at the other end, analogue, both D/A and A/D integrated circuits play a significant role. The next chapter will look at the control of the whole system.

3. CONTROL

As in most micro-computer or micro-processor controlled equipment the hardware and software is totally dependent upon one another and either is of little use without the other. The first half of this chapter on control will deal with the hardware part. It will deal with the reason behind the strange configurations.

Software, being the other side of the coin, will expound on the purpose and the use of the programming cornerstones in order to have the system working in unison.

The following figure shows what type of control exists to the various stages. All the lines flowing into the blocks are software controlled from the TMS 320 20.

3.1 Hardware

Strobe & READY lines and wait states are so interwoven with each other in the function of this run board, the following sections will attempt to single out their main contributions.

3.1.1 EPROMs

As mentioned in the introductory chapter under section 1.1, the program memory for the TMS_320_20 has to be external as there is direct no provision for any internal program memory. An advantage of the TMS_320_20 over the TMS_320_10 was availability of handshake lines for access to external program, data and




Figure 31. Controlling Network

input output memory.

On this board, using the TMS_320_20, the READY line going into the I.C. is checked for a HIGH state, so it can be allowed to fetch the next instruction from the EPROM.

3.1.2 Wait States for the TMS 320 20

The EPROM type chosen to store the program of this run board was the TMS_2764-25. This meant that it would take a maximum of 250 nanoseconds (ns) for data to be valid after the correct select lines were enabled on the EPROM. Hence, the suffix of "-25" on the EPROM number.

Following from this, it will take a significantly longer time to access this EPROM rather than its own internal program memory (256 words of reconfigured data memory). Here, the concept of a wait state was applied. This was possible because the TMS_320_20 had a 'READY' line where it could be used for handshaking with external memory devices.

Working through the timing diagrams of the TMS_320_20 and the TMS_2764-25, it was found that two wait states were needed. That is, a delay of two TMS_320_20 clock cycles (400 ns) before the data from the EPROMs had settled down and the READY line recognised.

With this limit of two wait states, EPROMs as slow as 400 nanoseconds could still be used in the system effectively. On the other hand, if 25 ns EPROMs arrive on the market, there will not be any need for program accessible wait states.

As the TMS 320 20 needed to communicate to other devices such as the D/A and the A/D, there was a further need to use a wait state. Once again working through the data sheets, it was found that one wait state was necessary both for the D/A and the A/D. See Appendix 2 for the relevant calculations and the timing diagrams between the TMS 320 - 20 and the 2764 - 25. (Timing for NOP & NOP and IN & NOP instructions).

These wait states were implemented with the use of two standard positive edge triggrered J-K flip flops and a NAND gate. The output of this logic was connected to the READY line of the TMS 320 20 I.C.




Figure 3.2. Wait State Realisation

The following figure shows that when the eproms are selected (PS* goes LOW), two CLOCK_OUT_2 cycles have to pass (clocking PS* through) before the READY lines is recognised. Similarly, only one CLOCK_OUT_2 cycle is needed to propagate the IS* line state.

3.1.3 Reset Logic

The aim behind this specially designed reset logic was to retrieve the TMS_320_20 out from a possibility of internal latch-up. The following figure shows how the signals flow. Apart from the standard manual reset, via the pushbutton, this circuit was supposed to reset the program counter to zero in the TMS_320_20 if after a hardware a hardware determined time interval had expired.

If output 20 was connected to input 1A, then the following events should occur after pressing the reset button:




Figure 3.3. Designed Reset Circuit

- 1. during charging up of capacitor C, output 1Q = LOW (= 2A)
- 2. when the rising edge is detected (1 second time constant), 10 goes HIGH for 30 ms and the program is started and a possible 50,000 intstructions can be executed (30 ms/ 600 ns).
- 3. As 2A is HIGH, then 2Q = LOW, so 1A = LOW, then the circuit is waiting for a rising edge from IS* on 1B. That is, an input or output instruction to the proper address.
 - a. If there isn't a rising edge, then 1Q will time-out, setting 2A = LOW (
 resetting the program) and next rising edge on 2B will cause a timeout of approximately 3 us. On the falling edge of 2Q (= 1A), 1Q will
 go HIGH for another 30 ms period.

b. If there is an input or output instruction before the 30 ms time-out, then the rising edge on 1B causes 1Q to be set for another 30 ms countdown.

3.1.4 SCF start up

To kick off the counters, the software has to cause the DS* line to go LOW. The way it was done here in the design was to write to an external data memory location. Figure 1.2 in the introductory chapter shows where this area is, and the way the instruction is executed is shown in Appendix 3 in program inout2.1st.

The following operational description refers to Figure 3.4 below or the relevant part is on the cicrcuit diagram (Appendix 1). The basic Operation is as follows:

- 1. rising edge of (STRB* and DS*) clocks binary number into register,
- CLOCK OUT 1 increments number already in the counter to FF (hexadecimal),
- output RCO* goes LOW for approximately 20 ns,
- 4. falling edge of RCO*
 - a. triggers single shot monostable multivibrator for approximately 0.3 RC seconds, (input = 140 ns; output = 1.4 us), and
 - b. causes binary counter to reload itself from register
- 5. goto step 2)

This counting procedure literally continues forever. However, the starting number can be altered by the appropriate output to external data memory instruction of the TMS 320 20.




Figure 34. Diagram of Counters

Initially, RCO* is HIGH, so the number present in the counter at power up is incremented to FF (hex). Once this is reached, the RCO* line goes low for approximately 20 ns and the falling edge propagates through the logic gates to CLOAD* to load the counter. Thus, after the first timeout from power up, the correct number is loaded into the counter from the register.

3.1.4.1 Loading the Internal Register

From Figure 3.5 below, using lines B & C, allows a definite HIGH or LOW state to be set - mainly designed for the experimental stage. Ideally, the internal register would be hardwired to the data bus and the number would be put on the bus from the program. This now clarifies the purpose of point 'A' in the figure.




Figure 35. Internal Register Input

3.2 Software

In this section, the various aspects linked to the software will be highlighted. It will include the test programs used, the cycle timing, the specific application program and the burning of the EPROMs.

3.2.1 Test Programs

Appendix 3 has the basic test program to get the board running. Also, in the final version of software, the number can be loaded into the counters, supplying the trigger pulse to the SCFs, in the following way:

LDPK 8 * page 8

SACL 0 * external memory address now

LDPK 0 * back to page 0

This assumes that the 16-bit number has already been calculated and left in the lower 16-bits of the 32-bit accumulator. This code was not used in the initial stages of troubleshooting as it would have been a time consuming task to burn the EPROM with the program and find out that the number was wrong. Hence, the usefulness of the wire link on the dual-in-line (DIL) sockets. See also the

circuit diagram in Appendix 1 or Figure 3.5 earlier.

3.2.2 Cycle Timings

See Appendix 5.

3.2.3 Specific Application

To apply the system, Ron Fox had written a single side band generator program for the TMS_320_10 system that worked according to his design. However, to modify it for the TMS_320_20, has consumed a large amount of his time and unfortunately it will not be possible to use it on this run board.

Before he embarked on the task, he mentioned that is was to load the time critical code into the reconfigured data memory (as program memory) and run it at the standard 200 ns cycle time instead of fetching the code from the EPROM at an average of 600 ns per cycle. Appendix 6 shows where the configured data memory (as program memory) is.

One limitation was the maximum of 256 words of now usable program memory because the time critical code was 344 words long. Perhaps condensing the code from 344 words to something less than 256 words using the additional instructions the TMS 320 20 offers was more involved than at first? The listing of the TMS 320 10 program is included in Appendix 8.

3.2.4 Eprom Burning

Converting the code from the assembler into a suitable form to be fed into the two EPROMs (upper and lower 8-bits) was a headache for some time. Appendix 7 shows two ways of loading the information into the EPROMs.

3.2.5 Using the SWDS

In order to assemble the TMS_320_20 program, the software development system (swds) can either be used in Room 313 or in Room 423. The system up in 423 allows the user to run the program and debug it. This is a very powerful package from Texas Instruments, but the chances are that if you don't book the system, someone else will always be there when you want to use it. The setup allows you print your assembled program. See Appendix 7 for the use of the system in either Room.

4. FINDINGS

This chapter will cover the up-to-now unexplained peculiarities of the circuit.

4.1 Nuances

4.1.1 Hardware Reset

For some strange reason, perhaps race conditions in the logic circuits and passive elements, the reset circuit does not work as outlined in section one of the third chapter on control. If it is connected the way stated, referring to Figure 3.3, the RESET line stays LOW permanently. If however, the feedback into input 1A is changed from 2Q to 2Q* then the circuit can run its program in the EPROM (Modification courtesy of Joe Yiu).

According to my analysis, as soon as a rising edge is recognised on the RST* line, 1Q (=2A) should go HIGH for 30 ms; program starts, then 2Q* = HIGH (=1A), forcing 1Q LOW (ignores any change on 1B) after the next available time-out. Conclusion: it will stay LOW forever. It seems the opposite is the case in practice. Perhaps the reasoning is faulty?

4.1.2 SCF kick off

At the start of the program, the DS* must be forced LOW for a cycle or two so a rising edge can clock the 8-bit number for the counter into the register from where the counter is loaded. This can only happen when the program writes out to external data memory.

The number fed into the register must be subtracted from 256 and this will be the correct number the counter decrements to before an output pulse emerges.

4.1.3 Program Memory

With the reconfiguration of data memory, only 256 words are available for 200 ns cycle time execution. This puts a limit on the volume of code to be interpreted. See Figure 1.2 or Appendix 6 for block BO on memory map diagram.

4.2 Problems Encountered

- Continuing someone else's train of thought,
- Making assumptions:
 - component values in circuit diagram correspond to the ones on the printed circuit board,
 - 2. all relevant pins of integrated circuits were shown on the circuit diagram.
- The design not breadboarded and sections tested on the outset,
- Burning EPROMs: 8 most significant bits in one EPROM and the least 8 bits in the other no 16 bit EPROMs on the market,
- Only having 256 words of reconfigurable TMS_320_20 data memory to program memory running at the 200 ns cycle time (no wait states needed).

4.3 Unresolved Questions

a. Why have the SCFs there in the first place when a simple buffer to adjust the output voltge level would suffice? This eliminates the need to provide a trigger pulse to determine the 3 dB frequency and removes 7 I.C.s from the circuit.

that is,

I.C.	U
2 * 5613	3, 5
2 * LM_301	1, 6
2 * 74_LS_592	10, 13
1 * 74_LS123	8

- b. The program into the EPROMs still has to be converted on the mainframe computer (commsl or karri). What happens if commsl is down? You're out of action which is why it's a good idea to have a compiled conversion program on the IBM in Room 313 for the EPROM burner.
- c. The whole aim is to have a portable system independent of any mainframe computer that can burn EPORMs without too much time consumed.

4.4 Modifications

These are possible changes that could be made towards achieving the final working design:

- 1. power supply flow indication LEDs,
- 2. removal of the 6-pin DIL sockets on the printed circuit board in order to decrease the amount of board real estate,
- 3. using faster EPROMs, thus removing the wait state logic and enhancing the program execution speed back to 5Mhz from the current speed of 1.67 MHz (600 ns effective cycle time),
- 4. possibly using fast Random Access Memory with battery backup instead of using slow EPROMs.

5. Notes made by Reader

These three pages are resevered for any comments the reader may wish make.

APPENDICES

•

6.1 Hardware Information

This Appendix should contain all the information relating to the hardware side of the project. These include:

- 6.1.1 Circuit Diagram See next page.
- 6.1.2 TMS 320 20 pin outs See after circuit diagram.

6.1.3 <u>I.C.</u> Layout

This section includes the integrated circuit layout on the printed circuit board with top view pin numbers shown. See after pin outs.

6.1.4 A wiring diagram of the system

The following diagram shows where to connect the input, output and power supply leads as it wasn't etched onto the printed circuit board.






Figure 61. System Wiring Diagram

6.1.5 SCF data sheet


Note, this is the only data sheet included as the other data sheets (TTL and Analogue Devices) are readily accessible from the other Data Books.






~ · 17"

-11



** TOP VIEW NONSENSICAL

$$U = LM 301$$
 $U = R 5613$
 $U = LM 301$
 $U = LM 301$
 $U = LM 301$
 $U = R 5613$
 $U = R 5613$



SCF DATA SHEET

Key Features

- Easy to use
- No external components required
- Small size: 8 pin mini-DIP
- Wide power supply range: ±5V (or 10V) to ±10 (or 20V)
- Dynamic Range: up to 75 dB
- Corner Frequency Range: 10 Hz to 25 KHz
- Insertion loss: 0 dB




Figure 1. Pinout

Description

The Reticon R5609 and H5613 are monolithic switchedcapacitor low-pass filters fabricated in a double-poly NMOS process.

The R5609 is a seven-pole, six-zero elliptic low-pass filter with over 75 dB out-of-band rejection and less than ±0.5 dB of passband ripple. The Reticon R5613 is a linear-phase low-pass filter with over 60-d8 out-of-band rejection, it has an elliptic stop band response for faster rolloff.

The stability of the switched-capacitor filters eliminates alignment problems and the need for tight tolerance components and trimpots.




Figure 2. Test circuit

Note: The lottowing should be applied in test and production circuits as applicable. (See Table I)

- If Power supply resistors may be required for fransient protection.
- 2) input and trigger resistors are required if signals or trigger may be applied with power off, and there is not a resistor already in series with the input or trigger,

Typical Applications

- · Antiellas filters
- Reconstruction filters
- Tracking filters
- Audio analysis
- Telecommunications
- · Portable instrumentation
- Biomedical/Geophysical instrumentation
- Speech processing

Device Operation

The R5609 and R5613 are self-contained and require only an external clock trigger, either TTL or CMOS, and power supply. The device characteristic and operating parameters were obtained using the test configuration shown in Figure 2.

In applications where DC information must be passed through the filter, the output offset may be nulled out by varying the reference voltage, which will change the input trigger level and may require adjustment of clock voltage values. The reference input requires less than 100 µA of current and must always be well-filtered. A circuit that may be used to adjust out the output offset is shown as optional resistors in Figure 2.

A divide-by-two output is also available. This output contains a square wave at the sample rate and may be used for triggering, summing out the sample rate residue, or driving additional filters especially when filtering requirements are spaced by an octave. Gain and phase tracking from device to device and over the temperature range is typically better than .5%. This measurement excludes the fixed offset of follo tolerance at room temperature.

R5609

Figure 3. Magnitude response

G 1 a


177

R5609/R561

٠cə-

LOW-PASS

FILTERS



NORMALIZED FREQUENCY F/FO

Pre/Post Filtering Considerations

The typical sampling rate on the R5609 is 50 times the corner frequency and for the R5613 it is 64. (Note: Sampling rate = 1/2 input clock trigger rate.) Because these sample rates will be far from the frequencies of interest in most cases, antialiasing liltering will usually not be required. However, as with all sampling systems, frequencies or noise above half the sample rate will be aliased and may appear in the band of interest. If this is the case, an external antialiasing filter will be required on the input. A one or two pole Butterworth low-pass filter will usually suffice. An unstable clock frequency can also produce the effect of an aliased signal, in applications where sampling residue may affect system performance. a single pole RC filter may be added to the output.




Figure 6. Typical total harmonic distortion

Figure 4. Group delay




Figure 5. Group delay error (Second order effects of switched capacitor litter)

Table I Absolute Maximum/Minimum Ratings * R5609/5613

	Min	Max	Unita
Input Voltage-any terminal with respect to substrate	4	21	٧
Output short circuit duration- any terminal	_	Indefini	te
Input/Output current-any terminal externally forced		10	mА
Power Dissipation ³	500		πW
Storage Temperature	-55	125	°C
Operating Temperature-plastic -ceramic	0 25	70 85	္ ပ
Junction Temperature (chip)	1	175	,c
Lead Temperature (Soldering, 10 sec)		300	•c

with power of may exceed negative limit. (2) It is possible to exceed the maximum voltage limit when forcing current, especially on the inputs.

(1) Although devices are internally gate protected to minimize the

possibility of static damage, MOS handling precautions should be observed. Do not apply instantaneous supply voltages to the device or insert or remove device from socket while under power. Use decoupling networks to suppress power supply turn-office switching transients and ripple. Applying AC signals or clock to device

- (3) Under worse case loads and temperature, the package limitations prevail. In normal modes of operation, total power dissipated is a combination of Quiescent Power (e.g., IQSS VSS + 1000 VDD) plus a percentage of output load power which reflects the efficiency of the output driver. The power dissipation of the substrate will exceed this plastic package limit.

Caution: Observe MOS Handling & Operating Procedures *Operation at these limits may result in permanent damage.

Table II: Device Characteristics & Operation Range Limits' R5809/R5613


Parameter	Conditions & Comments	Symbol	Min	Тур	Mex	Units
Supply Voltages		Voo. Vss	±5		± 10	٧
Quiescent Current ²	No load	IQ.	g	12	16	mA
Clock Frequency - 10 974 feg	$f_c = 2 \times f_s$	fc	1		2500_	KHz
Clock Pulse Width	Ext. drive	tc	200		10"/fc-200	пѕес
Input Clock Threshold Level	_	. V _{th}	0.8	2.2	3.0	V
Output Signal ³	V _{in} = 14-20V p-p RL≥10KΩ Fit = 0Ω	Vo Jo	12	13.3 4		V _{pp} mA
Clock to Corner	R5609 fc21	fc/t ₀	97	100	109	
Frequency Ratio Range	H5613 4CFF	la ·	124	- 128	132	
Corner Frequency Range ^a	Max Min	t _o	16 10	20 50	25 100	KHz Hz
Input Impedance	·	Ri Cl	 	≥10	≤ 15	MΩ pF
Load Impedance(s)	•	AL CL	≥10 		≤ 50	KΩ pF
Dynamic Output Impedance	Small signal	₽o		10	250	Ω.

- 1. $V_{OO}^+ = +10V$, $V_{SS}^- = -10V$, $f_C = 500$ KHz, T = 25°C
- 2. Increase 15% for operation to 0°C.
- 3. Performance degrades at temperatures above 25°C.

Table III: Performance Standards' R5609/R5613

Parameter	Comments	Symbol	Min	Тур	Max	Units
Output Noise ¹	8W = fs/2 .	LK en	<u> </u>		2.5	mV/rms
Dynamic Range ¹	V _{Op-p} /e _n	D.A.	70	75		d9
Total Harmonic Distortion		THD		(See Fig. 6)	3	%
Insertion Loss			4	0	+.4	₫B
Clock Feedthrough	$Bw = t_C$			30	60	mV p-ρ
Ripple ²			2		+ .2	₫₿
DC Offset Voltage			-0.6	0.1	+ 0.6	Vdc

- 1. Measured with \pm 10V supply at 25°C, $f_C = 500$ KHz, $H_L = 500$ K Ω 2. R5609 only. Not applicable for R5613.



RETICON Corporation is a subsidiary of EG&G, Inc., Weitesley, Massachusetts

Copyright RETICON Corporation 1983. Contents may not be reproduced in whose or in part without the written consent of RETICON Corporation.

Specifications are subject to change without notice. Printed in U.S.A. Information furnished betein is betieved to be accurate and reliable. However, no responsibility is assumed by AETICON Corporation for its use nor for any infringement of palents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RETICON Corporation

055-0032 38353

6.2 Wait State Determination

Figure 6.2 shows the clock timing diagram for the TMS_320_20 and the relevant program strobe (PS*) and STRB* lines. When they are connected to the Chip Enable (CE*) and the Output Enable (OE*) pins of the EPROM, the following two 'equations' must be satisfied:

- 1. CE* (i.e. PS*) must be LOW for atleast 250 ns before the data from the EPROMs will be valid, that is, 295ns from point 0, valid data will be guaranteed by the manufacturer, and
- 2. OE* (i.e. STRB) must be LOW for atleast 100 ns to have valid data emerging from the EPROM. Again, that is, 165 ns from the point 0 on the timing diagram.




Figure 6.2. Reading form EPROM

Note, the READY line is recognised on the rising edge of CLOCK OUT 2, 50 ns before the start of the next CLOCK OUT 1 cycle. Here, the information access time, from the point of enable to availability, is approximately 295 ns. The nearest cycle time is 400 ns and the READY recognition time is 200 ns, so the effective program instruction execution time is 600 ns.

According to the TMS_320_20 data sheets the READY is recognised 40 ns minimum after the rising edge of CLOCK_OUT_2, (490 ns at the earliest from point 0), and the data is read from the EPROM on the rising edge of CLOCK_OUT_1.

For the determination input wait states, the data will be available from the ADC_7572 atleast (CHECK THIS !!) 110 ns after the RD* line has been selected LOW on the A/D. Similarly, for the output wait state, the CS* line must be LOW for atleast (CHECK THIS !!) 100 ns to have the correct data to be converted into the analogue form.

The following two figures show the PS* and the READY line waveforms for 2 NOP and an IN + NOP instructions being executed from the EPROMs.




Figure 63. Execution of Normal Instructions

This means that the TNMS_320_20 has to wait for one clock cycle (200 ns), the next shortest time span, before it can proceed with interpreting its instructions. (P.T.O)




Figure 64. Execution of an Input Instruction

6.3 Testing Programs

In this Appendix are two programs written for the TMS_320_20 to test the run board. The first, "xflag.1st", is an assembled and listed program that simply toggles the logic level of the XF pin on the TMS_320_20.

Its purpose was to monitor the execution of the program on the oscilloscope. It was designed to test the communicating ability between the TMS 320 20, the EPROMs and the READY signal generation logic.

NO\$IDT 32020 FAMILY MACRO ASSEMBLER PC 1.1 86.036 14:38:57 04-01-87 PAGE 0001

0001	0000		AORG	0	
0002	0000 FE	F80 RST	В	START	
	0001 00	032			
0003	0032		AORG	50	* FIRST 32 locations reserved
0004	0032 CF	EO1 START	DINT		
0005	0033 CE	EOD LOOP	SXF		* SET EXTERNAL FLAG
0006	0034 55	500	NOP		
0007	0035 55	500	NOP		
8000	0036 55	500	NOP		
0009	0037 55	500	NOP		
0010	0038 55	500	NOP		
0011	0039 55	500	NOP		·
1	003A 55	71	NOP		
I .	003B 55		NOP		
10014	003C 55	500	NOP		
1	003D CE		RXF		* RESET IT
0016	003E FI	F80	В	LOOP	
<u></u>	003F 00	033 .	J		

NO ERRORS, NO WARNINGS

Figure 65. xflag.1st

The second program, "inout2.1st", was designed to make use of the A/D & S/H pair and the D/A. Its main function was to input a sample and feed it straight back out through the D/A.

32020 FAMILY MACRO ASSEMBLER PC 1.1 86.036

NO\$IDT

19:40:52 04-15-87

0001			*		
0002			*	input o	output program
0003			*	Input o	achae brogram
0004			*		7 Apr 187
0005			×		
0006		0060	DMA96	EQU 96	* data memory
0007		0000	PMA0	EQU O	
8000		0007	PMA7	EQU 7	* program memory
0009		8000	PMA8	EQU 8	
010		0000	AUXRO	EQU O	* Auxiliary reg. 0
0011	·		*	·	
0012	0000			AORG	0
0013	0000	FF80	RST	В	STRT
į	0001	0032			· •
014	0032			AORG	50
015	0032	CEO1	STRT	DINT	
0016	0033	C808		LDPK	8 * make DS* go low to trigger filter
0017	0034	2000		LAC	0
0018	0035	CEO4		CNFD	
0019	0036	C800		LDPK	0
0020			*		
		8060	SAMPL	IN	DMA96, PMAO
		5588		LARP	0 * Delay for about 8 us (next available
				LARK	AUXRO,5 * times
			LOOP	BANZ	LOOP
	003B	003A	.1.		
0025	0000	-0.60	*		Double buffering for the D/A (667)
0026			J	OUT	DMA96, PMA8 * load the number into register
0027			-	OUT	DMA96,PMA7 * convert and put straight out
0028				В	SAMPL
	UU 3E	0037		77.XTV	
0029	AA A	NT/0 1741	RNINGS	END	

Figure 66. inout2.1st

6.4 Current Drain from Power Supplies

The following is a table showing the current consumed by the particular integrated circuit in its running state.

		Voltage		I.C.	Current Drawn (mA MAX)
	+5	+/~5	+/~15		
	Logic	Anal og u	e l		
	X X X X X X X	×	××××	TMS_320_20 74_LS_123 74_LS_32 74_LS_592 74_LS_93 74_LS_93 74_LS_73 TMS_2764-25 AD_7572_XX05 AD_585 AD_667_JN LM_301 R_5613	$ \begin{array}{rcl} & 360 \\ & 360 \\ & 9.8 \\ & 9.8 \\ & 2 * 60 $
Total:	861,	16,	4 7 m/	A maximums for t	heir respective voltage supplies

Concluding from these figures, it will not be unreasonable to state a power supply current deliverance of:

- 1.5 Amperes for the Logic (+5 V) rail,
- 100 milli-amperes for the $\pm/-$ 15 V rails, and
- 50 milli-amperes for the Analogue (+/- 5V) rails.

This means that the voltage regulator power dissipation for the:

- 5 V rail will have to be atleast 4.5 Watts (3 V drop * 1.5 A),
- 15 V rails needing atleast a 0.3 Watt regulator, and
- the Analogue supply regulator 150 milli-Watts.

6.5 Instruction Cycle Timings

The following is a table reproduced from the TMS_320_20 User's Guide (Appendix D p2) and is valid for this circuit where the variables i and p are equal to 1 and 2 respectively.

CLASS	,	WHEN NOT IN	REPEAT MO	DE		WHEN IN REPEAT MODE			
	PI/DI	PI/DE	PE/DI	PE/DE	PI/DI	PI/DE	PE/DI	PE/DE	
ı	1	2+d	1+p	2+d+p	n	2n+nd	n÷p	2n+nd+p	
11	.1	2+d	1+p	3+d+p	n`	2n+nd	n+p	3n+nd+p	
111	1		1+p		n		n+p		
IV	2		2+2p	· · ·		not rep	eatable	•	
٧	3	N/A	3+2p	N/A	2+n	N/A	2+n+2p	N/A	
VI	2 (br int-to-int) 2+p (int-to-ext)				not rep	eatable	 		
2+p (e		xt-to-int)	2+2p (e	xt-to-ext)		, поt rep	eatable	+	
VII	2		2+p		2n		2n+p		
VIII	1+i	2+i+d	2+i÷p	3+i+d+p	ព÷ní	2n+ni+nd	2n+ni+p	3n+ni+nd+p	
IX	Table in internal program memory:			Table in internal program memory:					
	3	3÷d	3+p	3+d+p	2+n	2+n+nd	2÷n+p	2+n+nd+p	
	Table in external program memory:				Table in external program memory:				
	3+p	4+d+p	3+2p	4+d+2p	2+n+np	2+2n+nd+np	2+n+np+p	2+2n+nd+ np+p	
Х		Data sourc	e internal: T		Data source internal: †				
	3	3÷d	3÷2p	3+2p+d	2+n	2+n+nd	2+n+2p	2+n+nd+2p	
		Data source	e external: †		Data source external: †				
	3+d	4+2d	3+d+2p	4+2d+2p	2+n+nd	2+2n+2nd	2+n+nd+2p	2÷2n+ 2nd+2p	
Χi		Program sou	rce internal: †			Program soul	rce internal: †	· · · · · · · · · · · · · · · · · · ·	
	3	3+d	3+2p	3÷2p+d	2+n	2+n+nd	2+n+2p	2+n+2p+nd	
		Program sour	ce external: †		Program source external: †				
	3+p	4+p+d	3+3p	4+3p+d	2+n+np	2÷2n+np+nd	2+n+2p+np	2+2p+2n+ пр+пd	
XII	2	2+d	2+p	2÷d+p	2n	2n+nd	2n+p	2n+nd+p	
XIII	•	nimum, for INT)	l ' . ' .	inimum, or INT)		not rep	eatable		

[†] Column headings (DI/DE) refer to data destination.

- PI The instruction executes from internal program memory.
- PE The instruction executes from external program memory.
- DI The instruction executes using internal data memory.
- DE The instruction executes using external data memory.
- br Branch from...
- int Internal program memory.
- INT Interrupt.
- ext External program memory.
- n The number of times an instruction is executed when using the RPT or RPTK instruction;

Figure 67. Instruction Cycle Timings

For instance, the input instruction:

to IN data_memory_address, port_address

will take (2+1+2) * 200 ns to complete. Note, the program is external (PE) and the data memory is internal (DI) leading to the column 'PE/DI'. Similarly, the

branch instruction:

• B program_memory_address will take (2+2*2) cycles (6 * 200 ns) to complete.

If we examine the program "inout.lst", in appendix 3, from the label "SAMPL" to the end of the program, thefollowing figure shows the number of cycles each instruction takes.

	code		cycles
SAMPL LOOP	IN LARP LARK BANZ OUT OUT B	LOOP SAMPL	5 3 6 6 * 6 i.e (5,4,3,2,1,0)*6 5 5

Figure 68. inout.1st cycle timings

This shows, the program samples every 66 cycles (* 200 ns gives 13.2 us). On the Oscilloscope, 12 us was measured, indicating the correct order of magnitude, on the line between the A/D busy* and the S/H hold*.

Similarly for the external flag testing program: xflag.lst, the cycles were:

	code	cycles	XF state	
LOOP	SXF	3	HIGH	
	9 * NOPS	9 * 3	HIGH	
	RXF B LOOP	3 6	LOW for 600 ns LOW for 1200 ns	

totalling 39 cycles.

Figure 69. xflag.lst cycle timings

6.6 Memory Map Adjustment

For the software written, the memory map of the TMS 320 20 has to be reconfigured so the 'fast' code can executed. The following figure shows how the memory map is altered by the CNFD instruction. Having no permanent internal program memory, only 256 words of the its data memory can be reconfigured.




Figure 610. Memory Map Adjusted

6.7 Burning EPROMs

In this Appendix are two procedures used in burning the TMS 320 20 programs into the 2764, 8k x 8, EPROMs. Note, because of the 16-bit wide address bus, the program op-code was separated into the "upper" and "lower" significant bytes of 8-bits in width.

- 6.7.1 PROM BURN ala 313
- 6.7.2 PROM BURN ala DSL

pre comitions:

Using a PC IN ROOM 313 MSKERMIT PJM on Floppy in Drive A ands, and swds 320 cr 1 sets up correct paths.

CR = carriage return

·	COMMENTS	TYPE IN
	assemble 32020 pgm	XASM CR
	in (file-asm)	file ce ce
		file.
)	file transfer pgm	MSKERMIT CR
•	connect to maintrame	C CR
	login anto system	login:
} 、	invoka KERMIT to receive (-r) option	kermit-r cr
	press control I then a to talk tope	^]c
	Send object pacross and connect	
4 -	send the across and connect	soud file impo <u>cr</u>
<u>.</u> -	use object according to callet file	2 11. 2n. Cu
).	use object program to split file.mpo into upper & lower & bit files	intlx 320 file impo cr
,	(file.mpo.) & file.mpo.0 respectibely	
6.	more n'recognisable : sform (Msdos	nu file.mpo.0 file-0 cr
	doesn't recognise 2nd dot in filename	mu fileimpo. 1 file. 1 ce
7 <u>.</u>	send both files from mainframe down	
	to PC (-s option = send) and within	kermit -s file.0 file.1 ce
	15 seconds after CR press control]	11 c.
	their connect across.	
8	tura i marina init	~~ · · · · · · · · · · · · · · · · · ·
·	type in receive, wait, then type in quit to exit wastermit	receive <u>CR</u>
	" THE IN QUIT TO EXIL WISHIMIT	quit <u>CR</u> .

Now have I tiles in INTEL FORMAT to be converted to object code for EPROM burning program (upp512) on the PC.

change to EPROM directory on the Hard Disk

10. execute object creating program

1/p file = a: file d


0/p file = say a: file point

repeat for 2nd file (file.1)

cd leprom CR

hexobj

hex obj



12. Execute epron burning program

13. a) load in object file (say LSB)

- 5) start address = pppd
- c) can check contents of butter.
 by display and & Hen quit
- d) copy from buffer into eprom

14 as for step 13 for MSB Eprom

upp512 can check if eprom
is clean by typing
the B option
(IFFF = 8 K bytes)

L a: file. good ca.

opp can check if eprom
is clean by typing
the B option
(IFFF = 8 K bytes)

can check if eprom
is clean by typing
the B option
(IFFF = 8 K bytes)

can check if eprom
is clean by typing
the B option
(IFFF = 8 K bytes)

can check if eprom
is clean by typing
the B option
(IFFF = 8 K bytes)

can check if eprom
is clean by typing
the B option
(IFFF = 8 K bytes)

can check if eprom
is clean by typing
the B option
(IFFF = 8 K bytes)

can check if eprom
is clean by typing
the B option
(IFFF = 8 K bytes)

can check if eprom
is clean by typing
the B option
(IFFF = 8 K bytes)

can check if eprom
is clean by typing

Now have 2 EPROMS with TM332020 955embled program in it.

APPENDIX 7 AIM to BURN A TMS320-20 PROGRAM INTO AN EPROM VIA EPROM BURNER IN THE DSL (233) COMMENTS TYPE IN 1) 4) same as steps 1-4 for burning via RM313 5) execute to create 2 files in Motorola tms 2020 file.mpo CR SISA format le creatos filo.mpo.ø file.mpo.1 send jeffs:dsl file.mpo.ø file.mpo.i cr 6) send both files to DSL 7) a) login as tomm - no password required tomm ce b) collect files at del (via jeffs office) gree fib.mpo.d fib.papo.1 8) edit EACH file of remove the 'L' on e file.mpo.ø ce the first line of each file. 9) use her to binary conversion program hexbin file-mpo. & file. CR herbin file.mpo-1 file. i CR Now have 2 binary files for EPROM BURNING promburn. 10) execute prongram to burn code promburn 2764 into a 2764 eprom · load file into buffer file.ø · start address = 0000 ØØØØ CR · finish address = last byte of program **ጊ** ጊ ጊ X CR " · examine limits (S&F) CR. · burninto EPROM. B · verify buffer = EPROM CONTENTS CR 11) repeat step 10) for 2 not file (file.1) Now have 2 EPROMS with

Now have 2 EPROMS with TMS 32020 assembled program in it.

USING THE SOFTWARE DEVELOPMENT SYSTEM (SWDS)

RM 313	RM 423 OR HIGHER	ODS BOI
1. cd \swds 320 \rightarrow \r	NEED TWO	3320_20 PROGRAM
3 mswds ran asm am edit		
b) xasm	an execute file debug 1200 file step throw	gh pgm
4. turbo-87 to edit file		V= POSSIBLE X= NOTV

TO PRINT FILE, AP TOGGLES PRINTER ON/OFF.

6.8 SSB program for the TMS 320 10

The following is a listing of the original program to generate the lower side band of the input audio frequency (0-4 kHz). Note the carrier frequency is $16~\rm kHz$.

```
>
                                                                                W2 -
                                                                                        BSS
     ***********************
                                                                                Y1
                                                                                        BSS
                                                                                Y2
                                                                                        BSS
             Single sideband generator program to run on TMS 320 10
                                                                                ¥3
                                                                                        BSS
             Written by Ronald Fox
                                                                           65
                                                                                Y4
                                                                                        BSS
                                                                                Q02
                                                                                        BSS
     *************************
                                                                           67
                                                                                Q12
                                                                                        BSS
                                                                           68
                                                                                Q22
                                                                                        BSS
     ARO
             EQU
                                                                                Q03
                                                                           69
                                                                                        BSS
10
     ARI
             EQU
                                                                                QI3
                                                                                        BSS
11
     PAO
             EQU
                                                                                Q23
                                                                           71
12
                             data RAM locations
                                                                                Q04
                                                                                        BSS
13
             AORG
                                                                           73
                                                                                Q14
                                                                                        BSS
     P0
             BSS
                                                                                Q24
                                                                                        BSS
15
     Ρ1
             BSS
                                                                                Q05
                                                                           75
                                                                                        BSS
     P2
16
             BSS
                                                                                Q15
                                                                                        BSS
17
     Р3
             BSS
                                                                                Q25
                                                                           77
                                                                                        BS$
             BSS
                                                                                Q06
                                                                                        BSS
     P5
             BSS
                                                                                Q16
                                                                                        BSS
             BSS
                                                                                Q2 6
                                                                                        BSS
21
     ₽7
             BSS
                                                                                Q07
                                                                                        BSS
     P8
             BSS
                                                                                Q17
                                                                           82
                                                                                        BSS
     P9
             BSS
                                                                                Q27
                                                                                        BSS
     P10
             BSS
                                                                                Q08
                                                                           84
                                                                                        BSS
     P11
25
             BSS
                                                                                Q18
     P12
             BSS
                                                                                Q28
                                                                           86
                                                                                        BSS
     P13
             BSS
                                                                           87
                                                                                        BSS
                                                                                                                27 unused data locations
     P14
             BSS
                                                                                ONE
                                                                                        BSS
29
     P15
             BSS
                                                                                E2
                                                                                        BSS
30
     P16
             BSS
                                                                                Εl
                                                                                        BSS
     P17
31
             BSS
                                                                           91
                                                                                EO
                                                                                        BSS
32
     P18
             BSS
                                                                           92
                                                                                D2
                                                                                        BSS
     P19
             BSS
                                                                           93
                                                                                DL
                                                                                        BSS
     P20
             BSS
                                                                                DO.
                                                                           94
                                                                                        BSS
     P21
             BSS
                                                                           95
                                                                                C6
                                                                                        BSS
     P22
             BSS
                                                                                C5
                                                                                        BSS
37
     P23
             BSS
                                                                                C4
                                                                                        BSS
     P24
38
             BSS
                                                                                C3
                                                                                        BSS
     P25
39
             BSS
                                                                                C2
                                                                                        BSS
     P26
             BSS
                                                                          100
                                                                                Cl
                                                                                        BSS
     P27
41
             BSS
                                                                          101
                                                                                        BSS
     SO
             BSS
                                                                          102
                                                                                        BSS
     S1
             BSS
                                                                          103
                                                                                A01
     52
             BSS
                                                                          104
    S3
45
             BSS
                                                                          105
                                                                                                0
                                                                                        AORG
46
     54
             BSS
                                                                          106
                                                                                RESET
                                                                                                START
                                                                                                                reset vector
     S5
             BSS
                                                                          107
                                                                                INT
                                                                                                START
                                                                                                                interrupt vector
     Sõ
48
             BSS
                                                                          108
                                                                                        AORG
                                                                                                32
            BSS
     ΧO
                                                                          109
                                                                                                        filter coefficients
50
     XI
             BSS
                                                                                                -15640,15640
                                                                                                                      A01 = 1 / a1, B11 = - b1
                                                                          110
                                                                                COEFF
                                                                                        DATA
51
     Х2
             BSS
                                                                                                                   A12 = a1 / a2, A02 = 1 / a2
                                                                                                -26714,11328
                                                                          111
                                                                                        DATA
52
    х3
             BSS
                                                                          112
                                                                                                26714,-11328
                                                                                                                        B12 = -b1, B22 = -b2
                                                                                        DATA
53
     X4
             BSS
                                                                          113
                                                                                                                   A13 = a1 / a2, A03 = 1 / a2
                                                                                        DA TA
                                                                                                ~24617,10810
54
     X5
             BSS
                                                                          114
                                                                                                                        B13 = -b1, B23 = -b2
                                                                                        DATA
                                                                                                24617,~10810
     хg
55
             BSS
                                                                                                                   A14 = a1 / a2, A04 = 1 / a2
                                                                          115
                                                                                                -22088,10686
                                                                                        DATA
56
     UO
             BSS
                                                                          116
                                                                                        DATA
                                                                                                22088,-10686
                                                                                                                        B14 = -b1, B24 = -b2
    U1
57
             BSS
                                                                          117
                                                                                                                   A15 = a1 / a2, A05 = 1 / a2
                                                                                        DATA
                                                                                                -18916,10720
     U2
58
             BSS
                                                                          118
                                                                                                18916,-10720
                                                                                                                        B15 = -b1, B25 = -b2
                                                                                        DATA
     WO
59
             BSS
                                                                                                                   A16 = a1 / a2, A06 = 1 / a2
                                                                          119
                                                                                        DATA
                                                                                                -15207,10896
60
    WI
             BSS
                                                                          120
                                                                                                15207,-10896
                                                                                                                        B16 = -b1, B26 = -b2
                                                                                        DATA
```

```
A17 = a1 / a2, A07 = 1 / a2
121
             DATA
                     -11204,11324
                                                                              181
                                                                                            NOP
                                            B17 = -b1, B27 = -b2
122
                     11204,-11324
             DATA
                                                                              182
                                                                                            NOP
                                       A18 = a1 / a2, A08 = 1 / a2
                                                                              183
123
             DATA
                     -7200,12474
                                                                                            NOP
                     7200,-12474
                                                                              184
124
             DATA
                                            B18 = -b1, B28 = -b2
                                                                                            NOP
                     369,-1108
                                       CO = h[0], CI = h[1] + h[2]
                                                                              1.85
125
                                                                                            NOP
             DATA
                                      C2 = h[3] + h[4], C3 = 2h[5]
                                                                              186
                                                                                            NOP
126
             DATA
                     1942,29216
                     816,-4019
                                                                              187
127
                                C4 = h[0] + h[1], C5 = h[2] + h[3]
                                                                                            NOP
             DATA
                     19014,2201
128
                                                                              188
             DATA
                                       C6 = h[4] + h[5], D0 = h[0]
                                                                                            NOP
                                                                              189
                     21144,10716 D1 = h[1] + h[2], D2 = h[0] + h[1]
129
             DA TA
                                                                                                           Stage 2 of lower interpolator
                                                                              190
130
                     -2201,-21144
                                      EO = -h[0], E1 = -h[1] -h[2]
                                                                                                           to supply fourth samples
             DATA
                                                                              191
                     ~10716
131
             DATA
                                                  E2 = -h[0] - h[1]
                                                                                            ZAC
                                                                              192
                                                                                            MPY
                                                                                                   D0
132
                                                                              193
                                                                                            LTD
                                                                                                   W1
133
      194
                                                                                            MPY
                                                                                                   D1
134
                                                                              195
                                                                                            LTD
                                                                                                   WO
135
             Initialisation section
                                                                              196
                                                                                            YYM
                                                                                                   D2
136
      ************************
                                                                              197
                                                                                            LTA
                                                                                                   P0
137
                                                                              198
                                                                                                   Y4,15
                                                                                            ADD
138
                                                                                                                   change ADD to SUB for other sideband
139
      START
                                                                              199
             LDPK
                                                                                            ADD
                                                                                                   ONE, 14
                                                                                                                   for round-off
                             Initialise ONE to 1
140
                                                                              200
                                                                                                   Y4,1
                                                                                            SACH
                                                                              201
                                                                                                           Stage 1 of Hilbert transformer
141
             LACK
                     1
                                                                              202
                                                                                                    PI, 14
                     ONE,0
             SACL
                                                                                            LAC
142
                                                                                                    *--
                                                                              203
                                                                                            MPY
143
                             Read in 43 filter coefficients
                                                                                                                   AO1
                                                                                                   Q12
                                                                              204
                                                                                            LTA
144
                     ONE
             LT
             MPYK
                                                                              205
                                                                                            MPY
                     COEFF
                                                                                                    *--
                                                                                                                   B11
145
                                                                              206
                                                                                                   Q12
                                                                                            LTA
146
             PAC
                                                                              207
                                                                                            ADD
                                                                                                    ONE,14
147
                                                                                                                   for round-off
             LARK
                     ARO, 42
                                                                              208
                                                                                            SACH
                                                                                                   Q02,1
148
             LARK
                     AR1,A01
                                                                              209
                                                                                                   Q02,15
                                                                                            ADD
149
      RCONST LARP
                     AR1
                     *--,ARO
                                                                              210
                                                                                                   Y3,PA0
150
             TBLR
                                                                                            OUT
                                                                                                   Q02,1
151
              ADD
                                                                              211
                                                                                            SACH
                     ONE,O
                                                                              212
152
             BANZ
                     RCONST
                                                                                                           Stage 2 of Hilbert transformer
                                                                              213
                                                                                                   Q22,14
153
                                                                                            LAC
      *********************
154
                                                                              214
                                                                                                   Q12.
                                                                                            DMOV
155
                                                                              215
                                                                                                    *--
                                                                                            MPA
                                                                                                                   A12
                                                                              216
156
             Main loop using straight line code
                                                                                            LTD
                                                                                                    Q02
             Set clock rate to 4.992 MHz for a 16 kHz sample rate
157
      *
                                                                              217
                                                                                            MPY
                                                                                                    ж'n
                                                                                                                   A02
             Loop is 312 clock cycles long
158
                                                                              218
                                                                                                   Q13
                                                                                            LTA
                                                                                                    *--
                                                                              219
159
                                                                                            MPY
                                                                                                                   B12
      *******************************
                                                                                                   Q23
160
                                                                              220
                                                                                            LTA
                                                                                                    *--
                                                                              221
                                                                                            MPY
                                                                                                                   B22
161
162
                                                                              222
      LOOP
             LARK
                     ARO, AO1
                                                                                            LTA
                                                                                                    Q13
                                                                              223
                                                                                                   ONE,14
                                                                                            ADD
163
                                                                                                                   for round-off
164
                                                                                                   Q03,1
             NOP
                                                                              224
                                                                                            SACH
                                                                                                   Q03,15
                                                                              225
                                                                                            ADD
165
             NOP
                                                                              226
                                                                                                   Q03,1
                                                                                            SACH
166
             NOP
                                                                              227
                                                                                                           Stage 3 of Hilbert transformer
167
             NOP
                                                                                                   Q23,14
                                                                              228
                                                                                            LAC
168
             NOP
                                                                              229
                                                                                                   Q13
                     PO, PAO
                                                                                            DMOV
169
             IN
                                                                              230
                                                                                                                   A13
170
             NOP
                                                                                            MPY
                                                                              231
                                                                                                   Q03
                                                                                            LTD
171
             NOP
                                                                              232
                                                                                            MPY
                                                                                                                   A03
172
             NOP
                                                                              233
173
             NOP
                                                                                            LTA
                                                                                                    Q14
                                                                              234
                                                                                                                   B13
                                                                                            MPY
174
              NOP
                                                                              235
175
             NOP
                                                                                                    Q24
                                                                                            LTA
                                                                                                                   B23
176
                                                                              236
              NOP
                                                                                            YTM
                                                                              237
                                                                                                   Q14
177
              NOP
                                                                                            LTA
178
                                                                               238
                                                                                                   ONE,14
                                                                                                                   for round-off
                                                                                            ADD
                                                                                                   Q04,1
179
                                                                              239
              NOP
                                                                                            SACH
                                                                              240
                                                                                                    Q04,15
                                                                                            ADD
180
              NOP
```

SACH

LAC

DMOV

MPY

LTD

MPY

LTA

MPY

LTA

MPY

LTA

ADD

ADD

SACH

LAC DMOV

MPY

LTD

MPY

LTA

MPY

LTA MPY

LTA

ADD

ADD

LAC

DMOV

MPY

LTD

MPY

LTA

MPY

LTA

MPY

LTA

ADD

ADD

LAC DMOV

MPY LTD

MPY

OUT

LTA

MPY LTA

MPY

LTA

ADD

SACR

SACH

SACH

SACH

SACH

SACH

241

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259 260

261

262

263

264

265

266

267

268

269

270

271

272

273

275

277

278

279

280

281

282

283

284

285

286

287

288

291

292

294

298

299

300

242 *

Q04,1

Q24,14

Q14

Q04

Q15

Q2.5 *--

Q15

ONE,14

Q05,1

Q05,15

Q05,1

Q25,14

QI.5

Q05

Q26

Q16

ONE,14

Q06,1

Q06,15

Q06,1

Q26,14

Q16

Q06

*****--

Q17

Q27

Q17

ONE,14

Q07,15

Q27,14

Y4,PA0

ONE,14

Q08,1

Q18

Q17

Q07,1

Q07,1

Stage 4 of Hilbert transformer

for round-off

Stage 5 of Hilbert transformer

for round-off

Stage 6 of Hilbert transformer

for round-off

Stage 7 of Hilbert transformer

for round-off

A14

A04

B14

B24

A15

A05

B15

B25

A16

A06

B16

B26

A17

A07

B17

B27

, c			
301	ADD	Q08,15	_
302	SACH	Q08,1	•
303 *		4.0, 2	Stage 8 of Hilbert transformer
304	LAC	Q28,14	
305	DMOV	Q18	
306	мрч	*	A18
307	LTD	Q08	
308	MPY	*	80A
309	LTA	X1	
310	MPY	*	B18
311	LTA	X2	
312	MPY	*-	B28
313	LTA	Х6	
314	ADD	ONE,14	for round-off
315	SACH	XO,1	
316 317	ADD	XO,15	
318 *	SACH	XO,1	Character 1 C
319 *			Stage 1 of upper interpolator
320	ZAC	•	to supply even samples
321	MPY	CO	
322	LTA	X5	
323	MPY	C1	
324	LTA	х4	
325	MPY	C2	
326	LTA	хз	
327	MPY.	C3	
328	LTA	X2	
329	MPY	C2	
330	LTA	, X1	
331	MPY	C1	
332	LTA	ХO	-
333 334	MPY	CO	
335	LTA	U2	
336	ADD	ONE,14	for round-off
337 *	SACH	UO,1	Chara 2 of
338 *			Stage 2 of upper interpolator
339	ZAC		to supply first samples
340	MPY	D2	,
341	LTA	U1	
342	MPY	Dl	
343	LTA	no	•
344	MPY	DO	
345	LTA	S6 .	ŧ
346	ADD	ONE,14	for round-off
347	SACH	Y1,1	
348 *			Stage 1 of lower interpolator
349 *	919		to supply even samples
350	ZAC	a 0	
351 352	MPY LTA	CO S5	
353	MPY	Cl	
354	LTA	S4	
355	MPY	C2	•
356	LTA	\$3	
357	MPY	C3	
358	LTA	S2	
359	MPY	C2	
360	LTA	S1	•

Thu Apr 9 19:38:20 1987 #sbnew8.m Page 6

DMOV

DMOV

DMOV

DMOV

DMOV

DMOA DWOA

DMOV

DMOV

DMOV DMOV

DMOV VOMG

DMOV

DMOV

DMOV

DMOV

DMOV

DMOV

DMOV

END

P19

P18

P17

P16

P15

P14

P13 P12

P1 1

P10

P9 P8

P7

P6

₽5

P4

.P3

Pl

PO

LOOP

									•		
361		мру	C1	•	421		ZAC			481	
362		LTA	S0		422		MPY	EO	• • • • • • • • • • • • • • • • • • •	482	
363		MPY	CO		423		LTD	ช1	•	483	
364		LTA	W2		424		MPY	E1		484	
365		ADD	ONE,14	for round-off	425		LTD	ПО		485	
366		SACH	WO,1	102 Could Off	426		MPY	E2		486	
367	*	Ditoli	,,,	Stage 2 of lower interpolator	427		LTA	w2		487	
368	*			to supply first samples	428		ADD	ONE,14	for round-off	488	
369		ZAC		to adplit triat sembres	429		SACH	Y4,1	TO E TOURE OF E	489	
370	,	MPY	D2	·	430	*			Stage 2 of lower interpolator	490	
371		LTA	W1		431	*			to supply second samples	491	
372		MPY	Dl		432		ZAC) ·		492	
373		LTA	WO		433		MPY	ΕO		493	
374		MPY	D0	•	434		LTD	W1		494	
375		LTA	U2		435		MPY	El		495	
376		ADD	¥1,15	change ADD to SUB for other sideband	436		LTD	wo		496	
377		ADD	ONE,14	for round-off	437		MPY	E2		497	
378		SACH	Y1,1	101 104/6 011	438		LTD	\$5		498	
379		OUT	YI,PAO		439		ADD	Y2,15	change ADD to SUB for other sideband	499	
380	*	001	II, FAO	Stage 2 of upper interpolator	440		ADD	ONE,14	for round-off	500	
381	*	-		to supply second samples	441		SACH	Y2,1	TOT TOURG DIT	501	
382		ZAC		to supply second samples	442	*	Onton	**, *	Stage 1 of lower interpolator	502	
383		MPY	DO		443	*			to supply odd samples	503	<
384		LTD	UI.		444		ZAC		to suppry odd sampres		`
385		MPY	D1		445		MPY	C 4			
386		LTD	y0	•	446		LTD	S4			
387		MPY	D2		447		MPY	C5	·		
388		LTD	X5		448		LTD	s3			
389		ADD	ONE,14	for round-off	449		MPY	Ç6			
390		SACH	Y2,1	101 I dand 011	450		LTD	S2			
391	*	DAGA	12,1	Stage 1 of upper interpolator	451		MPY	C6 ·			
392	*			to supply odd samples	452		LTD	S1			
393		ZAC		to supply oud samples	453		MPY	C5			
394		MPY	C4		454		LTD	\$ 0	·		
395		LTD	X4		455		MPY	C4			
396		MPY	Ç5		456		LTA	W2			
397		LTD	X3		457		ADD	ONE,14	for round-off		
398		MPY	C6		458		SACH	WO,1			
399		LTD	X2		459	*		, _	Stage 2 of lower interpolator		
400		MPA	C6		460	*			to supply third samples		
401		LTD	X1		461		ZAC		is adple, ourse samples		
402		MPY	C5		462		MPY	E2			
403		LTD	ΧO	-	463		LTA	Wl			
404		MPY	C4	•	464		MPY	El	•		
405		LTA	U2		465		LTA	WO			
406		ADD	ONE,14	for round-off	466		MPY	E0			
407		SACH	UO,1		467		LTA	W2			
408	*	011011	00,2	Stage 2 of upper interpolator	468		ADD	Y3,15	change ADD to SUB for other sideband		
409	*			to supply third samples	469		ADD	ONE,14	for round-off		
410		ZAC			470		our	Y2, PA0			
411		MPY	E2		471		SACH	Y3,1			
412		LTA	U1		472	*		•	Delay for lower path		
413		MPY	El		473		DMOV	P27	Be sure to put P27 below S0		
414		LTA	UO:	•	474		DMOA	P26	-		
415		MPY	EO		475		DMOV	P25			
416		LTA	U2		476		DMOV	P24			
417		ADD	ONE,14	for round-off	477		DMOV	P23	•		
418		SACH	Y3,1	•	478		DMOV	P22			
419	*		•	Stage 2 of upper interpolator	479		DMOV	P21			
420	*			to supply fourth samples	480		DMOV	P20			
				• • •							