

EE315 - Electronics Laboratory


Experiment - 4 Simulation

BJT Small Signal Analysis

Name : Emre Nedim Hepsağ
Submission Date: 30/11/2020

Number : 250206012

Preliminary Work



$$R_{Th} = 110k \parallel 33k = 25.38k$$

$$V_{Th} = 15 \times \frac{33}{33+110} = 3.46V$$

B-E Loop


$$3.46 = i_B \times 25.38k + 0.7 + 1.2k \times (\beta + 1) \times i_B$$

$$i_B = 7.14 \mu A$$

$$i_C = 2.142 mA$$

$$g_m = \frac{I_{CQ}}{V_T} = \frac{2.142 mA}{26 mV} = 82.385 mS$$

$$r_\pi = \frac{\beta}{g_m} = \frac{300}{82.385 mS} = 3.641 k\Omega$$



$$A_v = \frac{-\beta \times (R_C \parallel R_L)}{(r_\pi + (1 + \beta) R_E)} \times \frac{R_i}{R_i + R_s} = -2.27$$

$$A_i = \frac{25.38}{300.18} \times 300 \times \frac{3.6}{15.6} = 4.503$$

$$R_i = R_{Th} \parallel (r_\pi + (\beta + 1) R_E)$$

$$R_{out} = R_C = 3.6 k\Omega$$

$$R_{in} = R_s + R_{Th} \parallel (r_\pi + (\beta + 1) R_E) = 23.73 k\Omega$$

Limits of the Signal

$$I_{B(sat)} = 10.4 \mu A$$

$$3.46 + V_{S(sat)} = 25.38 \times I_{B(sat)} + 0.7 + (1.2k)(\beta + 1)(I_{B(sat)})$$

$$V_{S(sat)} = 1.26V$$


$$V_{Th} - R_{Th} I_B - V_{BE} - R_E I_E \leq 0$$

$$V_{S(cut off)} = 3.03V$$

$$1.26V \leq V_S \leq 3.03V$$

Saturation Cut off

2=)




B-E Loop

$$15 - 150k \times i_B - 0.7 - 1k(\beta + 1) \times i_B = 0$$

$$i_B = 31.7 \mu A \quad i_C = 3.56 mA$$

$$g_m = \frac{I_C}{V_T} = \frac{3.54}{26} = 267 mS$$

$$r_\pi = \frac{\beta}{g_m} = \frac{300}{0.367} = 817 \Omega$$



$$A_v = \frac{23.6k}{23.7k} \times \frac{31 \times 301}{28.2k} = 0.367$$

$$A_c = \frac{150}{150 + 18.2} \times 301 = 253.36$$

$$R_{in} = 103.3k + 0.1 = 103.4k$$

$$R_{out} = \frac{1}{g_m} \parallel R_c \parallel R_L \parallel r_\pi = 2.55 \Omega$$

Limits of the Signal

$$i_B(sat) = \frac{15V}{1k \times (\beta + 1)} = 49.8 \mu A$$

$$15V + V_s(sat) = 150k \times i_B + 0.7 + 1k \times 301 \times i_B$$

$$V_s(sat) = 8.16V(sat)$$

Cut off $V_{BE} < 0.7$

$$15 - 150k \times i_B = V_E + 0.7$$

$$15 - V_{BE} = V_E \quad V_s(cut\ off) = 4.8V$$

$$4.8V \leq V_s \leq 8.16V$$

Cut off

Saturation

Results

1. Build the circuit given in Figure 1 and select **BC547B** as the transistor model. Set the **value** of the voltage source V_S to obtain **1 kHz** sine wave, with **2 Vp-p** amplitude. Select a **4.7 μF Al electrolytic** capacitor model (right-click on the capacitor figure and click on "Select Capacitor"). Note the polarity of the capacitors on the circuit diagram.

1.a) Measure the voltage gain, A_V .

$$V_{Sp-p} = 1.998015V \quad V_{Op-p} = 4.5129207V \quad A_V = -2.2587$$

1.b) Determine the current gain, A_i , by measuring the current through R_S and R_L .

$$I_{Sp-p} = 84.643559\mu A \quad I_{Lp-p} = 375.94006\mu A \quad A_i = -4.4414$$

1.c) Disconnect R_L and measure the input resistance, R_{in} .

$$V_{Sp-p} = 1.9981866V \quad I_{Sp-p} = 84.626074\mu A \quad R_{in} = 23.611k$$

1.d) Measure peak-to-peak output voltage while R_L is disconnected. Connect R_L and change its value to obtain half the output voltage measured without any load that will give the R_{out} of the amplifier.

$$V_{Op-p(\text{NoLoad})} = 5.8658202V(\text{Half}) \quad R_{out} = 3.6k$$


1.e) Find the maximum peak V_S amplitudes before the transistor goes into cut-off or saturation. Compare the results with your calculations in the preliminary work.

$$V_{S\text{peak}(\text{cut-off})} = 2.65V \quad V_{S\text{peak}(\text{sat})} = 1.4V$$

1.f) Connect a **4.7 μF** capacitor in parallel to R_E . Make sure that the polarity of the capacitor matches the DC voltage polarity on R_E . Measure the voltage gain, A_V , again as described in step 1.a.

$$V_{Sp-p} = 1.9930987V \quad V_{Op-p} = 10.803381V \quad A_V = 5.420394384$$

1.g) Draw the small signal model of the common-emitter amplifier with the capacitor in parallel to R_E , and calculate the voltage gain, A_V , based on your model.



$$A_V = -221.14439$$

2. Build the emitter-follower circuit given in Figure 2. Verify that the voltage source output is set to **1 Vp-p, 1 kHz**, and repeat the steps 1.a, 1.b, and 1.c for this circuit

2.a) Measure the voltage gain, A_v .

$$V_{Sp-p} = 998.18426\text{mV} \quad V_{Op-p} = 869.33985\text{mV} \quad A_v = -0.87$$

2.b) Determine the current gain, A_i .


$$I_{Sp-p} = 42.151482\mu\text{A} \quad I_{Lp-p} = 8.6903228\text{mA} \quad A_i = -206.1689$$

2.c) Disconnect R_L and measure the input resistance, R_{in} .

$$V_{Sp-p} = 998.22767\text{mV} \quad I_{Sp-p} = 10.777318\mu\text{A} \quad R_{in} = 92.623\text{k}$$

2.d) Increase v_s amplitude to **2.0 Vp-p** and observe v_o waveform. How do you explain the distortion in the v_o waveform?

>>When we have approximately under -0.8V v_s , behavior of cut off region is observed which is the situation that when the V_{BE} value is less than it has to be which is 0.7 volt. As we can see in the graph below which is **4.0 Vp-p** to observe more clearly, when v_s goes under -0.8V , I_e current is exactly zero. Which means that transistor is not conducting anymore.



2.e) Find a way to restore the v_o waveform while keeping v_s amplitude at **2.0 Vp-p**, and $R_L = 100 \Omega$. Explain how you can restore the v_o waveform.

>>We can decrease R_E lower than 1kohm , which will restore v_o waveform while keeping v_s amplitude same as before. Because when R_E is decreased, the I_c current becomes greater due to the equation of C-E loop which is $V_{CC} - R_1 I_b - V_{BE} - R_E (\beta + 1) I_b = 0$. Thus, lower R_E , compensates lack of V_{CC} .

Also, If we decrease R_1 , again we are able to restore the v_o waveform. Because, lower R_1 results in greater I_b due to the equation of B-E loop which is $V_{CC} - R_1 I_b - V_{BE} - R_E (\beta + 1) I_b = 0$. Thus, lower R_1 , compensates lack of V_{CC} .

Lastly, we can simply increase V_{CC} amplitude value.

2.f) Measure the output resistance, R_{out} using the method described in step 1.d. Make sure that the output waveform is not distorted while you measure R_{out} .

$$V_{Op-p(\text{NoLoad})} = 991.67044\text{mV} \quad R_{out} = 28$$

Conclusion

>>In this experiment, we dived in small signal analysis of BJT amplifiers, especially common-emitter and common collector amplifiers.

In the first experiment, we analyzed the npn type common emitter amplifier. We figured out that how to measure the A_v A_i R_{in} R_{out} values in simulation. I observed similar results with my preliminary work. Then, we observed when the transistor got into saturation or cut off region on changing v_s amplitude. In 1.f, we see that when we add $4.7 \mu F$ capacitor in parallel to R_E , we observed greater A_v . Because, that capacitor cancels R_E in DC analysis which results in greater voltage gain. In the last part, small signal model of the last circuit with LTspice.

In the last experiment, we analyzed the npn type common collector amplifier. Again, we measured the A_v A_i R_{in} R_{out} values in simulation. In 2.d, we observed the saturation of the circuit while changing v_s amplitude and find out the reason of the distortion. In 2.f, we figured out what to do to restore the v_o waveform.