

ELP 831 IEC LAB-1

Report

MOD-5 Counter RTL to GDSII

Submitted By:

Maya Khangembam

EEN212020

https://github.com/een212020/Task-1.git

Verilog


Code:

```
1 i
        itimescale 1ns / 1ps
 2 !
 3 🗇
        module mod5_counter(clk, reset, Q0, Q1, Q2);
 4 1
            parameter N = 5;
 5 i
           parameter WIDTH = 2;
 6 !
            input clk;
 7 :
            input reset;
 8 !
           reg [WIDTH:0] y;
 9 1
            output reg Q0, Q1, Q2;
10 ;
11 🗇
            initial
12 🖨
            y = 0;
13 !
14 🖯
            always @ (negedge clk)
15 🖨
            begin
16 🤛
                if (reset)
17 !
                    y \ll 0;
18 🗇
                else if (y==N-1)
19 :
                     y \ll 0;
20 !
                else
21 🖨
                    y \le y+1;
22 🖨
            end
23
24 🖓
            always @ (y)
25 🤛
            begin
26
               Q0 \le y[0];
27
                Q1 \le y[1];
28 !
               Q2 \le y[2];
29 🖨
             end
30 🖨
        endmodule
```

Testbench:

```
1 :
        'timescale 1ns / 1ps
2!
3 ⊖
        module testbench;
 4 1
           parameter N = 5;
5 1
           parameter WIDTH = 2;
 6
 7 :
           reg clk;
8
           reg reset;
9 !
           wire Q0, Q1, Q2;
10 ;
11 🗇
           initial begin
12 | 0
               clk = 0;
13 ! 0
               reset = 1; #20;
14 ¦ O
               reset = 0; #100;
15 0
                $monitor("T = %0t Reset = %0b OUT = %0b %0b %0b", $time, reset, Q2, Q1, Q0);
16
17 ○→
                $finish;
18 🖨
           end
19 :
           mod5_counter DUT(.clk(clk), .reset(reset), .Q0(Q0), .Q1(Q1), .Q2(Q2));
20 !
21 :
22 | 0 |
          always #5 clk = ~clk;
23
24 🖨
        endmodule
25 ;
```

Waveform:



Physical Design

File Path: /afs/iitd.ac.in/user/e/ee/een212020//Physical/MOD5Counter

Process:

- Synthesis Without DFT
 - o TCL file: counter.tcl

```
set search_path "/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs"
set_attribute lib_search_path "/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs"
set_attribute hdl_search_path "./rtl/"
set_attribute library "uk65lscllmvbbr_100c25_tc_ccs.lib"

read_hdl counter.v
elaborate
check_design -unresolved
read_sdc ./synthesis/counter_sdc.sdc
synthesize -to_mapped -effort medium
write_hdl > ./typical/counter_netlist.v
write_sdc > ./typical/counter.sdc
```

SDC file: counter_sdc.sdc

```
set sdc_version 1.7
    set_units -capacitance 1000.0fF
    set_units -time 1000.0ps
    # Set the current design
   current_design counter
   create_clock -name clk -period 10 -waveform {0 5} [get_ports "clk"]
    set_clock_transition -rise 0.1 [get_clocks "clk"]
   set_clock_transition -fall 0.1 [get_clocks "clk"]
    set_clock_uncertainity 0.1 [get_ports "clk"]
    set_input_delay -max 1.0 [get_ports "reset"] -clock [get_clocks "clk]
    set_output_delay -max 1.0 [get_ports "reset"] -clock [get_clocks "clk]
    set_wire_load_mode "top"

    Starting tool

    source ~/.bashrc
    load module encounter
    rc
   legacy genus:/> source ./synthesis/counter.tcl
```

Generated Netlist: counter_netlist.v

set_clock_gating_check -setup 0.0

set_wire_load_mode "top"


```
// Generated by Cadence Genus(TM) Synthesis Solution 19.12-s121_1
   // Generated on: Oct 16 2021 20:44:54 IST (Oct 16 2021 15:14:54 UTC)
   // Verification Directory fv/counter
   module counter(clk, reset, Q0, Q1, Q2);
     input clk, reset;
     output Q0, Q1, Q2;
     wire clk, reset;
     wire Q0, Q1, Q2;
     wire n_0, n_1, n_2, n_3, n_4, n_5, n_6;
     NR2M2R g198(.A (reset), .B (n_5), .Z (n_6));
     AOI32M2R g200(.A1 (n_0), .A2 (Q0), .A3 (Q1), .B1 (n_3), .B2 (Q2), .Z
          (n_5);
     NR2B1M2R g202(.B (reset), .NA (n_3), .Z (n_4));
     DFCQM2RA \y_reg[0] (.CKB (clk), .D (n_2), .Q (Q0));
     MXB2M1RA g204(.A (n_1), .B (Q1), .S (Q0), .Z (n_3));
     AOI211M2R g203(.A1 (n_1), .A2 (Q2), .B (reset), .C (Q0), .Z (n_2));
     DFCM2RA \y_reg[1] (.CKB (clk), .D (n_4), .Q (Q1), .QB (n_1));
     DFCM2RA \y_reg[2] (.CKB (clk), .D (n_6), .Q (Q2), .QB (n_0));
   endmodule

    Generated sdc file: counter.sdc

# Created by Genus(TM) Synthesis Solution 19.12-s121_1 on Sat Oct 16 20:44:54 IST 2021
set sdc_version 2.0
set_units -capacitance 1000fF
set_units -time 1000ps
# Set the current design
current_design counter
create_clock -name "clk" -period 10.0 -waveform {0.0 5.0} [get_ports clk]
set_clock_transition 0.1 [get_clocks clk]
```

Graphical interface:

Schematic of counter




legacy_genus:/> write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge -setuphold split > delays.sdf

Writing reports:

Timing Report

```
legacy genus:/> report timing
Warning : Timing problems have been detected in this design. [TIM-11]
: The design is 'counter'.
: Use 'check_timing_intent' or 'report timing -lint' to report more information.
                                       Genus(TM) Synthesis Solution 19.12-s121_1
Oct 16 2021 08:50:23 pm
   Generated by:
Generated on:
  Module:
Technology library:
                                       counter
uk65lscllmvbbr_100c25_tc
uk65lscllmvbbr_100c25_tc (balanced_tree)
   Operating conditions:
Wireload mode:
                                        top
                                       timing library
   Area mode:
                                  Fanout Load Slew Delay Arrival
(fF) (ps) (ps) (ps)
     Pin
                        Type
(clock clk)
y_reg[0]/CKB
y_reg[0]/Q
g204/S
g204/Z
                      launch
                                                                             5000 F
                                                                             5000 F
                      DFCQM2RA
                                             4 4.5 41 +205
                                                                             5205 F
                                                                    +8
                                                                             5205
                      MXB2M1RA
                                             2 2.1 70
                                                                             5298
5372 R
g200/B1
                                                                    +8
g200/Z
                      A0I32M2R
                                             1 1.3 80
g198/B
g198/Z
                                                                    +0
                                                                             5372
                       NR2M2R
                                             1 1.1 30
                                                                             5406 F
                                                                  +34
y_reg[2]/D
y_reg[2]/CKB
                       DFCM2RA
                                                                             5406
                                                                             5406 F
                                                         100
                      setup
                                                                    +8
(clock clk)
                       capture
                                                                            15000 F
Cost Group : 'clk' (path_group 'clk')
Timing slack : 9594ps
Start-point : y_reg[0]/CKB
End-point : y_reg[2]/D
```



Power Report


report_power

Info : Joules engine is used. [RPT-16]

: Joules engine is being used for the command report_power.
Instance: /counter
Power Unit: W

PDB Frames: /stim#0/frame#0


Category	Leakage	Internal	Switching	Total	Row9
memory	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
register	1.07410e-09	1.92893e-06	1.18859e-07	2.04886e-06	80.45%
latch	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
logic	3.12232e-10	1.72687e-07	1.14982e-07	2.87981e-07	11.31%
bbox	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
clock	0.00000e+00	0.00000e+00	2.10000e-07	2.10000e-07	8.25%
pad	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
pm	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
Subtotal	1.38633e-09	2.10162e-06	4.43841e-07	2.54684e-06	100.01%
Percentage	0.05%	82.52%	17.43%	100.00%	100.00%




QOR Report

```
legacy_genus:/> report_qor
                                             Genus(TM) Synthesis Solution 19.12-s121_1
Oct 16 2021 08:55:03 pm
counter
uk65\scl\mvbbr_100c25_tc
uk65\scl\mvbbr_100c25_tc (balanced_tree)
    Generated by:
    Generated on:
    Module:
    Technology library:
Operating conditions:
Wireload mode:
    Area mode:
                                              timing library
 Timing
 Clock Period
 clk 10000.0
                Critical
Path Slack TNS
    Cost
                                               Violating
  Group
                                                Paths
           9593.5 0.0
 clk
 default
                No paths 0.0
Total
                                      0.0
Instance Count
 Leaf Instance Count
Physical Instance count
Sequential Instance Count
Combinational Instance Count
Hierarchical Instance Count
 Area
Cell Area
Physical Cell Area
Total Cell Area (Cell+Physical)
                                                             34.200
                                                             0.880
                                                             34.200
Net Area
Total Area (Cell+Physical+Net)
                                                             34.200
                                                            4 (Q0)
1 (n_0)
2.1
Max Fanout
Min Fanout
Min Fanout
Average Fanout
Terms to net ratio
Terms to instance ratio
Runtime
Elapsed Runtime
Genus peak memory usage
Innovus peak memory usage
Hostname
                                                             2.6667
4.8888
                                                             86.945619 seconds
654 seconds
                                                             1245.82
                                                             no_value
hertzl.vlsi.ee.iitd.ac.in
 Hostname
```

- Implementation using Innovus:
 - o Command: encounter
 - File -> Import Design




MMMC View




Path:


/afs/iitd.ac.in/user/e/ee/een212020//Physical/timing_lib/uk65lscllmvbbr_090c125_wc_ccs. lib


/afs/iitd.ac.in/user/e/ee/een212020//Physical/timing_lib/uk65lscllmvbbr_110c-40_bc_ccs.lib




Path: /afs/iitd.ac.in/user/e/ee/een212020//Physical/qrcTechFile.tch








o Floorplan





o Powerplan


Adding Ring



Adding Stripes



Floorplan




o Associate global VDD and VSS net names to the standard cell pin names

globalNetConnect VDD -type pgpin -pin VDD -instanceBaseName *
globalNetConnect VSS -type pgpin -pin VSS -instanceBaseName *


Special Route





o Place cells

innovus 3> place opt design



Pre-CTS Timing Analysis

Setup:

timeDesign Summary

Setup views included: worst case

Setup mode	all	reg2reg	default
+		+	+
WNS (ns):	4.915	9.199	4.915
TNS (ns):	0.000	0.000	0.000
Violating Paths:	Θ	Θ .	Ι Θ
All Paths:	3	3	j 3

DDV-	1	Real	Total	
DRVs	Nr ne	ts(terms)	Worst Vio	Nr nets(terms)
max cap	1 0	(0)	0.000	θ (θ)
max tran	j 0	(0)	0.000	0 (0)
max fanout	1 0	(0)	0	Θ (Θ)
max length	į 0	(0)	j 0	Θ (Θ)

Density: 68.841%

Routing Overflow: 0.00% H and 0.00% V

Reported timing to dir timingReports Total CPU time: 0.29 sec

Total Real time: 0.0 sec

Total Memory Usage: 2124.792969 Mbytes

Hold:

timeDesign Summary

Hold views included: best_case

Hold mode	all	reg2reg	default
WNS (ns): TNS (ns):	0.102	0.102	4.965
Violating Paths:	0	0	0
All Paths:	3	3	3

Density: 68.841%

Routing Overflow: 0.00% H and 0.00% V

Reported timing to dir timingReports

Total CPU time: 0.29 sec Total Real time: 1.0 sec

Total Memory Usage: 2103.371094 Mbytes

Clock Tree Synthesis

innovus 5> create_ccopt_clock_tree_spec innovus 6> ccopt_design

Post-CTS Timing Analysis

Setup:

timeDesign Summary

Setup views included: worst_case

Setup mode	all	reg2reg	default
LNC ()-1	4.000	+	4.000
WNS (ns):	4.869	9.203	4.869
TNS (ns): Violating Paths:	0.000	0.000	0.000
	0	9	9
All Paths:	3	3	3

I

DRVs	l Rea	Total	
DKVS	Nr nets(terms)	Worst Vio	Nr nets(terms)
max cap	Θ (Θ)	1 0.000	0 (0)
max tran	Θ (Θ)	0.000	0 (0)
max fanout	0 (0)	j 0	0 (0)
max length	θ (θ)	j 0	θ (θ)

Density: 68.841%

Routing Overflow: 0.00% H and 0.00% V

Reported timing to dir timingReports

Total CPU time: 0.1 sec Total Real time: 0.0 sec

Total Memory Usage: 2203.847656 Mbytes

Hold:

timeDesign Summary

Hold views included:

best_case

Ι

Hold mode	all	reg2reg	default
WNS (ns):	0.100	0.100	4.997
TNS (ns):	0.000	0.000	0.000
Violating Paths:	Θ	Θ	0
All Paths:	3	3	3

Density: 68.841%

Routing Overflow: 0.00% H and 0.00% V

......


Reported timing to dir timingReports

Total CPU time: 0.29 sec Total Real time: 0.0 sec


Total Memory Usage: 2181.691406 Mbytes

Nanoroute






o RC Extraction



o DRC Verification



o Geometry Verification



```
*** Starting Verify Geometry (MEM: 2486.3) ***
**WARN: (IMPVFG-257): verifyGeometry command is replaced by ver:
  VERIFY GEOMETRY ..... Starting Verification
  VERIFY GEOMETRY ..... Initializing
VERIFY GEOMETRY ..... Deleting Existing Violations
  VERIFY GEOMETRY ..... Creating Sub-Areas
  ..... bin size: 2880
VERIFY GEOMETRY ..... SubArea : 1 of 1
                                       : 0 Viols.
  VERIFY GEOMETRY ..... Cells
  VERIFY GEOMETRY ..... SameNet VERIFY GEOMETRY ..... Wiring
                                             : 0 Viols.
  VERIFY GEOMETRY ..... Wiring : 0 Viols.
VERIFY GEOMETRY ..... Antenna : 0 Viols.
  VERIFY GEOMETRY ..... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
VG: etapsed
Begin Summary ...
  SameNet
               : Θ
  Wiring
  Antenna
               : Θ
  Short
               : 0
  Overlap
               : 0
End Summary
  Verification Complete: 0 Viols. 0 Wrngs.
*********End: VERIFY GEOMETRY*******
 *** verify geometry (CPU: 0:00:00.1 MEM: 106.6M)
```

Connectivity Verification



innovus 8> VERIFY_CONNECTIVITY use new engine.

****** Start: VERIFY CONNECTIVITY ******

Start Time: Sat Oct 16 22:32:28 2021

Design Name: counter Database Units: 2000

Design Boundary: (0.0000, 0.0000) (18.4000, 14.6000) Error Limit = 1000; Warning Limit = 50

Check all nets

Begin Summary Found no problems or warnings. End Summary

End Time: Sat Oct 16 22:32:28 2021

Time Elapsed: 0:00:00.0

****** End: VERIFY CONNECTIVITY ****** Verification Complete : 0 Viols. 0 Wrngs. (CPU Time: 0:00:00.0 MEM: 0.000M)

Power Analysis

Design: counter Liberty Libraries used: worst_case: ../timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib Power Domain used: Rail: VDD Voltage: 0.9 Power View : worst_case User-Defined Activity: N.A. Activity File: N.A. Hierarchical Global Activity: N.A. Global Activity: N.A. Sequential Element Activity: N.A. Primary Input Activity: 0.200000 Default icg ratio: N.A. Global Comb ClockGate Ratio: N.A. Power Units = 1mW Time Units = 1e-09 secs Temperature = 125 report_power -outfile ./run1/counter.rpt -rail_analysis_format VS

Cell	Internal Power	Switching Power	Total Power	Leakage Power	Cell Name
y_reg[1]	0.0005501	4.502e-05	0.000597	1.884e-06	DFCM2RA
y_reg[0]	0.0005304	4.216e-05	0.0005741	1.569e-86	DFCQM2RA
v_reg[2]	0.0084957	2.147e-05	0.0005191	1.889e-06	DFCM2RA
g204 g202 g200 g200 g203	4.255e-05	2.657e-05	6.962e-05	5.804e-07	MXB2M1RA
g202	3.982e-05	9.678e-06	4.987e-05	3.767e-07	NR2B1M2R
g200	3.388e-05	1.138e-05	4.553e-05	2.599e-07	A0I32M2R
g203	2.573e-05	9.648e-06	3.569e-05	3.128e-07	A0I211M2R
g198	1.009e-05	5.463e-06	1.578e-05	2.253e-07	NR2M2R

Total (8 of 8) 0.001728 0.0001714 0.001907 7.017e-06
Total Capacitance 1.877e-14 F
Power Density *** No Die Area ***