Power connector (2 x 11-pin) Usage: Optional A Dir В Dir 2 Power positive input 1 Power positive input IN+ 3 IN+ Τ Power positive input 4 IN+ 1 Power positive input 5 IN+ Power positive input 6 OUT+ 0 Power positive output 1 7 OUT+ Power positive output OUT+ О Power positive output 0 8 9 OUT+ 0 Power positive output 10 OUT+ О Power positive output OUT-OUT-11 0 Power negative output 12 О Power negative output OUT-Power negative output OUT-О Power negative output 13 О 14 15 IN-Power negative input 16 IN-Power negative input 1 1 17 IN-Power negative input 18 IN-Power negative input 19 SENSE-Sense negative input 20 SENSE+ Sense negative input

Used on slots #1, #2 and #4 only

Examples of backplane connector models: PH2-20-UA, Examples of backplane connector models: PH2-20-UA, 77313-124-22LF, ZL202-20G, 10129381-922002BLF, ZL202-20G

	Signal connector					Usage: Mandatory		
	Α	Dir	Description		В	Dir	Description	
1	+12V	П	DC power	1	+12V	I	DC power	
2	+12V	- 1	DC power	2	+12V	I	DC power	
3	+12V	ı	DC power	3	GND			
4	GND			4	+3V3	I	DC power	
5	+5V	- 1	DC power	5	+3V3	I	DC power	
6	+5V	ı	DC power	6	+VAUX	I	Backup DC power	
7	GND			7	GND			
8	PE	- I	Protective Earth	8	NRESET	I	Module reset (active low)	
9	SMBUS_ALERT	0	Shared SMbus alert (active low)	9	NFAULT	I/O OD	Fault (open drain)	
10	SCL/SMBCLK	- 1	Shared I <sup>2</sup> C/SMbus Clock	10	SDA/SMBDAT	I/O	Shared I <sup>2</sup> C/SMbus Data	
11	GND			11	GND			
12	GND			12	GND			
13	QSPI_CLK	- 1	Shared Quad SPI CLK	13	OE_SYNC	I/O OD	Shared Sync (open drain)	
14	QSPI_IO0	I/O		14	AC_FREQ	I	AC Mains frequency	
15	QSPI_IO1	I/O	Shared Quad SPI I/O 1	15	A0	I	Module Address 0	
16	QSPI_IO2	I/O	Shared Quad SPI I/O 2	16	A1	I	Module Address 1	
17	QSPI_IO3	I/O	Shared Quad SPI I/O 3	17	A2	I	Module Address 2	
18	QSPI_NCS	1	Shared Quad SPI Bank Select	18	UART_RX*	0	Shared UART RX	
19	RSVD1		Reserved	19	UART_TX*	I	Shared UART TX	
20	RSVD2		Reserved	20	BOOTn	I	Module bootloader select	
21	SCLK	- 1	Shared SPI CLK	21	GND			
22	MOSI	ı	Shared MOSI	22	PCIe_CLK+	ı	PCIe clock	
23	MISO	0	Shared MISO	23	PCIe_CLK-	ı	1 CIC CIOCK	
24	IRQn	0	Module IRQ	24	GND			
25	CSAn	1	Module Chip select A	25	PCIe_RX-	ı	PCIe RX	
26	CSBn	l l	Module Chip select B	26	PCIe_RX+	ı	T GIC TOX	
27	HSD+	I/O	USB 2.0	27	PCIe_TX-	0	PCIe TX	
28	HSD-	I/O	332 2.3	28	PCle_TX+	0		
29	SSTX+	0	USB 3.0 Tx	29	PCIe_CLKREQ	I	PCIe clock request	
30	SSTX-	0	332 3.3 17	30	PCIe_WAKE	I	PCIe wake	
31	SSRX+	ı	USB 3.0 Rx	31	GND			
32	SSRX-	I	00B 0.0 T(x	32	ETH_SYNC	0	IEEE 1588 sync	

<sup>\*)</sup> Connect module UART\_RX to master MCU UART\_TX and module UART\_TX to master MCU UART\_RX Examples of backplane connector models (gold plating of 0.25 um or thicker, not "flash"): 10018783-10101TLF, 10018783-11101TLF