Xilinx Wiki / PHY Register dump over JTAG









Owned by stephenm (Unlicensed) ...

Last updated: Jan 18, 2019 • Legacy editor

In this article we shall use a script that will allow the user to read the PHY management registers over the JTAG. This can be useful for board bring up where uboot is not possible.

The script was tested on a ZCU102, and cross referenced against the u-boot mii dump utility for sanity purposes.

To use the script, download the file below:





HDF File

User will need to open the TCL and update line 73 to point to their HDF file.

Then, Launch XSCT and source the TCL command:

source TCL



The script will automatically create the FSBL, and PMUFW (if not detected). The script will then search for the PHY Addr and return the address if found. The script will return -1 if not.

This script assumes the user is using GEM3 for the PHY. So, if this is not the case in your design then open the TCL and make the modifications in the init_man_port proc, and the phy_read proc.

For help here, see the Zynq MP Register Reference guide.

Once the script is run, and the PHY Addr is successfully found, the use can use the phy_read command to read the PHY registers. For example:

Atlassian uses cookies to improve your browsing experience, perform analytics and research, and conduct advertising. Accept all cookies to indicate that you agree to our use of cookies on your device.

<u>Atlassian cookies and tracking notice</u>

```
7949
xsct% phy_read 0x0c 0x02
2000
xsct% phy_read 0x
A231
xsct% phy_read 0x
01E1
xsct% phy_read 0x0c 0x05
0000
xsct% phy_read 0x0c 0x00
1140
xsct%
```

As a sanity check, I compared these results against the uboot utility:

Atlassian uses cookies to improve your browsing experience, perform analytics and research, and conduct advertising. Accept all cookies to indicate that you agree to our use of cookies on your device.

<u>Atlassian cookies and tracking notice</u>

```
(2040:0040) O. 6,13 = b10
                                 speed selection = 1000 Mbps
A/N enable
                            1
 (1000:1000) 0.12
                            0
 (0800:0000) 0.11
                                 power-down
(0400:0000) 0.10
(0200:0000) 0. 9
                                             / PHY Register dump over JTAG
(0100:0100) 0.8
(0080:0000) 0. 7
                    ..
                                 contribution nesidenticles
(003f:0000) 0.5-0 =
                            18
                                 (reserved)
      (7949)
                               -- PHY status register --
                                 100BASE-T4 able
100BASE-X full duplex able
100BASE-X half duplex able
(8000:0000) 1.15
 (4000:4000) 1.14
                     =
(2000:2000) 1.13
                     10 Mbps full duplex able
(1000:1000) 1.12
                                 10 Mbps half duplex able
100BASE-T2 full duplex able
100BASE-T2 half duplex able
(0800:0800) 1.11
(0400:0000) 1.10
                            0
(0200:0000) 1. 9
                     1
(0100:0100) 1. 8
                     extended status
(0080:0000) 1. 7
                                  (reserved)
(0040:0040) 1. 6
                                 MF preamble suppression
                                 A/N complete
remote fault
 (0020:0000) 1. 5
                            I
 (0010:0000) 1.4
                           1
0
(0008:0008) 1. 3
                     A/N able
(0004:0000) 1. 2
                                 link status
                     (0002:0000) 1. 1
                                 jabber detect
(0001:0001<u>)</u> 1. <u>0</u>
                                 extended capabilities
                              -- PHY ID 1 register --
(ffff:2000) 2.15- 0 = 8192 OUI portion
     (a231)
                               -- PHY ID 2 register --
(fc00:a000) 3.15-10 =
                           40
                                 OUI portion
(03f0:0230) 3. 9- 4 =
                           35
1
                                 manufacturer part number
(000f:0001) 3. 3- 0 =
                                 manufacturer rev. number
(01e1)
(8000:0000) 4.15
                              -- Autonegotiation advertisement register --
                            0
                                 next page able
                     (4000:0000) 4.14
                                 (reserved)
                     \equiv
(2000:0000) 4.13
                            0
                                 remote fault
                     Ti.
 (1000:0000) 4.12
                                 (reserved)
                            0
 (0800:0000) <u>4.11</u>
                                 asymmetric pause
                                 pause enable
                            0
(0400:0000) 4.10
                                 100BASE-T4 able
100BASE-TX full duplex able
100BASE-TX able
(0200:0000) 4. 9
                     (0100:0100) 4.8
(0080:0080) 4. 7
                     10BASE-T full duplex able
10BASE-T able
(0040:0040) 4. 6
                     H
(0020:0020) 4. 5
                     selector = IEEE 802.3
(001f:0001) 4. 4- 0 =
     (0000)
                              -- Autonegotiation partner abilities register --
(8000:0000) 5.15
                                 next påge able
acknowledge
                     (4000:0000) 5.14
                            0
0
                     (2000:0000) 5.13
                                 remote fault
                     0
(1000:0000) 5.12
                                 (reserved)
(0800:0000) 5.11
                                 asymmetric pause able
                     (0400:0000) 5.10
                                 pause able
100BASE-T4 able
                            (0200:0000) 5. 9
(0100:0000) 5.8
                                 100BASE-X full duplex able
                     (0000-0000) 5 7
```

| Atlassian uses cookies to improve your browsing experience, perform analytics and research, and conduct advertising. Accept all cookies to indicate that you agree to our use of cookies on your device. Atlassian cookies and tracking notice | |
|---|--|
| | |

/ PHY Register dump over JTAG











© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy