# **EF\_AES**

APB, AHBL and wishbone wrappers for the symmetric block cipher AES (Advanced Encryption Standard) which is implemented in Verilog in the secworks/aes repository.

# The wrapped IP

APB, AHBL, and Wishbone wrappers are provided. All wrappers provide the same programmer's interface as outlined in the following sections.

#### **Wrapped IP System Integration**

Based on your use case, use one of the provided wrappers or create a wrapper for your system bus type. For an example of how to integrate the wishbone wrapper:

## **Wrappers with DFT support**

Wrappers in the directory /hdl/rtl/bus\_wrappers/DFT have an extra input port sc\_testmode to disable the clock gate whenever the scan chain testmode is enabled.

#### **Interrupt Request Line (irq)**

This IP generates interrupts on specific events, which are described in the <u>Interrupt Flags</u> section bellow. The IRQ port should be connected to the system interrupt controller.

# Implementation example

The following table is the result for implementing the EF\_AES IP with different wrappers using Sky130 HD library and <a href="OpenLane2">OpenLane2</a> flow.

Module	Number of cells	Max. freq
EF_AES	TBD	TBD
EF_AES_APB	TBD	TBD
EF_AES_AHBL	TBD	TBD
EF_AES_WB	TBD	TBD

# The Programmer's Interface

# Registers

Name	Offset	Reset Value	Access Mode	Description
STATUS	0000	0x00000000	r	Status register bit 6: ready , bit 7: valid
CTRL	0004	0x00000000	w	Control register bit 0: Initial bit (init), bit 1: Next bit , bit 2: Encipher/Decipher control, bit 3: Key length control
KEY0	8000	0x00000000	W	Contains the bits 31-0 of the input key value
KEY1	000c	0x00000000	w	Contains the bits 63-32 of the input key value
KEY2	0010	0x00000000	w	Contains the bits 95-64 of the input key value
KEY3	0014	0x00000000	w	Contains the bits 127-96 of the input key value
KEY4	0018	0x00000000	w	Contains the bits 159-128 of the input key value
KEY5	001c	0x00000000	w	Contains the bits 191-160 of the input key value
KEY6	0020	0x00000000	w	Contains the bits 223-192 of the input key value
KEY7	0024	0x00000000	w	Contains the bits 255-224 of the input key value
BLOCK0	0028	0x00000000	w	Contains the bits 31-0 of the input block value
BLOCK1	002c	0x00000000	w	Contains the bits 63-32 of the input block value
BLOCK2	0030	0x00000000	w	Contains the bits 95-64 of the input block value
BLOCK3	0034	0x00000000	w	Contains the bits 127-96 of the input block value
RESULT0	0038	0x00000000	w	Contains the bits 31-0 of the input result value
RESULT1	003c	0x00000000	w	Contains the bits 63-32 of the input result value
RESULT2	0040	0x00000000	w	Contains the bits 95-64 of the input result value
RESULT3	0044	0x00000000	w	Contains the bits 127-96 of the input result value
IM	ff00	0x00000000	w	Interrupt Mask Register; write 1/0 to enable/disable interrupts; check the interrupt flags table for more details
RIS	ff08	0x00000000	w	Raw Interrupt Status; reflects the current interrupts status; check the interrupt flags table for more details
MIS	ff04	0x00000000	w	Masked Interrupt Status; On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect; check the interrupt flags table for more details
IC	ff0c	0x00000000	w	Interrupt Clear Register; On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared; check the interrupt flags table for more details
GCLK	ff10	0x00000000	W	Gated clock enable; 1: enable clock, 0: disable clock

STATUS Register [Offset: 0x0, mode: r]

Status register bit 6: ready, bit 7: valid

15				8	7	6	5			0
					valid_re	eady_re	g			
31						•	•	•		16

bit	field name	width	description
6	ready_reg	1	Ready to start
7	valid_reg	1	Result is valid

# CTRL Register [Offset: 0x4, mode: w]

Control register bit 0: Initial bit (init), bit 1: Next bit , bit 2: Encipher/Decipher control, bit 3: Key length control

15							4	3	2	1	0
				'	'	'	, k	eylen_re	ogcdec_r	engext_re	init_reg
31											16

bit	field name	width	description
0	init_reg	1	Initial bit
1	next_reg	1	Next bit
2	encdec_reg	1	Encipher/Decipher control ("0" means Decipher "1" means Encipher)
3	keylen_reg	1	Key length control ("0" means 128 bit key length "1" means 256 bit key length")

# KEY0 Register [Offset: 0x8, mode: w]

Contains the bits 31-0 of the input key value

15									0
				KE	Y0				
31									16
				KE	Y0				

## KEY1 Register [Offset: 0xc, mode: w]

Contains the bits 63-32 of the input key value

15									0
				KE	Y1				
31									16
				KE	Y1				

## KEY2 Register [Offset: 0x10, mode: w]

Contains the bits 95-64 of the input key value

15											0
	•		,	'	, KE	Y2			'	'	
31		 L		 L .		<u> </u>	 	<u> </u>			16
					KE	Y2					

# KEY3 Register [Offset: 0x14, mode: w]

ntains the bits 127 15	-90 of the inpt						
31			KEY3				
31	, ,	,	KEY3	, ,	•	1 1	•
					•		
Y4 Register [	Offset: 0x1	.8, mode: w]					
ntains the bits 159 15	)-128 of the inp	out key value					
13			KEY4				'
31	,	, ,	KEY4				
			, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		ı	-	
Y5 Register [	Offset: 0x1	.c, mode: w]					
	100 of the inn	out kev value					
ntains the bits 191	100 oi the int						
ntains the bits 191 15	-100 or the lub		145745	1 1	-	-	- 1
15	-160 or the int		KEY5		1		
31 EY6 Register [ Intains the bits 223	Offset: 0x2	20, mode: w]	KEY5				
31 EY6 Register [ ntains the bits 223	Offset: 0x2	20, mode: w]	KEY5				,
31 EY6 Register [ ntains the bits 223	Offset: 0x2	20, mode: w]	KEY5				,
31 EY6 Register [ ntains the bits 223	Offset: 0x2	20, mode: w]	KEY5				
31 EY6 Register [ Intains the bits 223 15 31	Offset: 0x2	20, mode: w] out key value	KEY6				
EY6 Register Intains the bits 223 15 31  EY7 Register Intains the bits 255	Offset: 0x2 3-192 of the inp	20, mode: w] out key value 24, mode: w]	KEY6				
EY6 Register Intains the bits 223 15 31  EY7 Register I	Offset: 0x2 3-192 of the inp	20, mode: w] out key value 24, mode: w]	KEY6				
276 Register   ntains the bits 223 15 31  EY7 Register   ntains the bits 255	Offset: 0x2 3-192 of the inp	20, mode: w] out key value 24, mode: w]	KEY6  KEY6  KEY7				
EY6 Register   ontains the bits 223 15 31  EY7 Register   ontains the bits 255 15	Offset: 0x2 3-192 of the inp	20, mode: w] out key value 24, mode: w]	KEY5  KEY6  KEY6				
The state of the s	Offset: 0x2 3-192 of the inp Offset: 0x2 3-224 of the inp	20, mode: w] out key value 24, mode: w] out key value	KEY6  KEY6  KEY7				
276 Register   ntains the bits 223 15 31  EY7 Register   ntains the bits 255 15 31  OCK0 Regist	Offset: 0x2 3-192 of the inp Offset: 0x2 5-224 of the inp er [Offset:	20, mode: w] Out key value  24, mode: w] Out key value  0x28, mode:	KEY6  KEY6  KEY7				
The state of the s	Offset: 0x2 3-192 of the inp Offset: 0x2 5-224 of the inp er [Offset:	20, mode: w] Out key value  24, mode: w] Out key value  0x28, mode:	KEY6  KEY6  KEY7  KEY7				
The state of the s	Offset: 0x2 3-192 of the inp Offset: 0x2 5-224 of the inp er [Offset:	20, mode: w] Out key value  24, mode: w] Out key value  0x28, mode:	KEY6  KEY6  KEY7				

BLOCK1

BLOCK1

16

# BLOCK2 Register [Offset: 0x30, mode: w]

31

Contains the bits 95-64 of the input block value

	15												0
		•	'	'		•	BLO	CK2	'		'	,I	'
L								OINZ					
	31												16
			'	'	'		BLO	CK2	ľ				
- 1			1							1 1		1	 1

## BLOCK3 Register [Offset: 0x34, mode: w]

Contains the bits 127-96 of the input block value

15									0
				BLO	CK3				
31		•							16
				BLO	CK3				

# RESULT0 Register [Offset: 0x38, mode: w]

Contains the bits 31-0 of the input result value

15									0
	1	1		RES	ULT0		1		
31									16
				RES	ULT0				

## RESULT1 Register [Offset: 0x3c, mode: w]

Contains the bits 63-32 of the input result value

15										0
		ı		RES	ULT1	i				1
31								•	•	16
				RES	ULT1					

## RESULT2 Register [Offset: 0x40, mode: w]

Contains the bits 95-64 of the input result value

15										0
		1		RESI	ULT2	1	1		'	
31										16
				RES	ULT2			'		

## RESULT3 Register [Offset: 0x44, mode: w]

Contains the bits 127-96 of the input result value

15									0
				RES	ULT3				
31	<u>'</u>							•	16
				RES	ULT3				

## GCLK Register [Offset: 0xff10, mode: w]

Gated clock enable register

Cuica c	IOOK CIIC	abic reg	iotoi												
15														1	0
		'					'							gcl	k_enable
31															16
		'	,	'	'	,	'	'	'	'	'	'	'	'	

bit	field name	width	description
0	gclk_enable	1	Gated clock enable; 1: enable clock, 0: disable clock

#### **Interrupt Flags**

The wrapped IP provides four registers to deal with interrupts: IM, RIS, MIS and IC. These registers exist for all wrapper types.

Each register has a group of bits for the interrupt sources/flags.

- IM [offset: 0xff00]: is used to enable/disable interrupt sources.
- RIS [offset: 0xff08]: has the current interrupt status (interrupt flags) whether they are enabled or disabled.
- MIS [offset: 0xff04]: is the result of masking (ANDing) RIS by IM.
- IC [offset: 0xff0c]: is used to clear an interrupt flag.

The following are the bit definitions for the interrupt registers:

Bit	Flag	Width	Description				
0	VALID	1	Result is valid				
1	READY	1	Ready to start				

#### **Clock Gating**

The IP includes a clock gating feature that allows selective activation and deactivation of the clock using the GCLK register. This capability is implemented through the ef\_util\_gating\_cell module, which is part of the common modules library, ef\_util\_lib.v. By default, the clock gating is disabled. To enable behavioral implmentation clock gating, only for simulation purposes, you should define the CLKG\_GENERIC macro. Alternatively, define the CLKG\_SKY130\_HD macro if you wish to use the SKY130 HD library clock gating cell, sky130\_fd\_sc\_hd\_dlclkp\_4.

**Note:** If you choose the <a href="OpenLane2">OpenLane2</a> flow for implementation and would like to enable the clock gating feature, you need to add <a href="CLKG\_SKY130\_HD">CLKG\_SKY130\_HD</a> macro to the <a href="VERILOG\_DEFINES">VERILOG\_DEFINES</a> configuration variable. Update OpenLane2 YAML configuration file as follows:

VERILOG\_DEFINES:
- CLKG SKY130 HD

# **Firmware Drivers:**

Firmware drivers for EF\_AES can be found in the <u>Drivers</u> directory in the <u>EFIS</u> (Efabless Firmware Interface Standard) repo. EF\_AES driver documentation is available <u>here</u>. You can also find an example C application using the EF\_AES drivers here.

### Installation:

You can install the IP either by cloning this repository or by using IPM.

#### 1. Using IPM:

- [Optional] If you do not have IPM installed, follow the installation guide here
- After installing IPM, execute the following command <code>ipm install EF\_AES</code> .


Note: This method is recommended as it automatically installs <a>EF\_IP\_UTIL</a> as a dependency.

#### 2. Cloning this repo:

- Clone <u>EF\_IP\_UTIL</u> repository, which includes the required modules from the common modules library, <u>ef\_util\_lib.v</u>. git clone https://github.com/efabless/EF\_IP\_UTIL.git
- Clone the IP repository git clone github.com/efabless/EF\_AES

## The Wrapped IP Interface

**NOTE:** This section is intended for advanced users who wish to gain more information about the interface of the wrapped IP, in case they want to create their own wrappers.



#### **Ports**

Port	Direction	Width	Description
encdec	input	1	Encipher/Decipher control
init	input	1	Initial bit
next	input	1	Next bit
ready	input	1	ready to start
key	input	256	key value
keylen	input	1	key length 128 or 256
block	input	128	block value
result	output	128	result value
result_valid	output	1	result is valid