```
// nm96 top.v
// Copyright 2011-2020 General Vision Holding LLC
/************ Open Source License Notice ********************
 Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated
documentation files (the
"Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify,
merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to
do so, subject to
the following conditions:
The above copyright notice and this permission notice shall be included in all copies or substantial portions of the
Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
HOLDERS BE
LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
* /
//
// 3 clusters of 32 neurons
// option to instantiate more clusters if they fit into the FPGA
`timescale 1 ns / 100 ps // timescale for following modules
// See NM500 documentation for operation
module nm_top (input G_CLK, input G_RESET_1, input CS_1, input DS, input RW_1, input [3:0]REG, inout [15:0]DATA,
    inout ID_1, inout UNC_1,input DCI, output DCO, output RDY);
//
wire reset 1;
wire [15:0]data in;
wire [15:0]data out;
//
// Ready lines tree
// Wires declarations
wire ready n1; wire ready n2; wire ready n3;
// Build global AND
wire ready_n=ready_n1 & ready_n2 & ready_n3;
//
// ID lines tree
// Wires declarations
wire id1; wire id2; wire id3;
// Build global OR
wire id= id1 | id2 | id3;
//
```

```
// UNC lines tree
// Wire declarations
wire unclearn1; wire unclearn2; wire unclearn3;
// Build global AND
wire unclearn w= unclearn1 & unclearn2 & unclearn3;
//
wire oktolearn;
            //network status register
reg [15:0]NSR;
wire ds in=DS;
wire read_in=RW_l;
wire [3:0]reg_in=REG[3:0];
wire ready_out;
wire unclearn_in;
wire id l in;
// -----
// Generation of clocks and standby signals
// -----
req standby r;
always @(posedge G_CLK or negedge reset_1)
if (~reset_l) standby_r<=0; else standby_r<=CS_l;</pre>
//
wire G_clk_w= ~standby_r & G_CLK;
// -----
// Upon external G RESET 1, generation of a clean reset 1 with a duration of 256 G clk
// -----
reg [15:0]reset counter;
always @(posedge G_CLK or negedge G_RESET_1)
   if(~G_RESET_1)reset_counter[15:0]<=16'h00FF;</pre>
   //if(~G_RESET_1)reset_counter[15:0]<=16'h000F; // For simu make it shorter
   else if (reset_counter[15:0]!=16'h0000) reset_counter[15:0]<=reset_counter[15:0]-16'h0001;
//
assign reset l=(reset counter[15:0]==16'h0000)? 1'b1: 1'b0;
// -----
// Access to Status Registers
// -----
// Update the control bits of the Network Status and Recognition Status registers
parameter NETWORK_STATUS=5'hD;
always @(posedge G_clk_w or negedge reset_l)
begin
if(~reset 1)
   begin NSR[15:0]<=16'h0000; end
else
   begin
   NSR[3]<=~id_l_in;NSR[2]<=~unclearn_in;</pre>
   if ((reg_in[3:0]==NETWORK_STATUS) & ds_in & ~read_in) NSR[15:0]<=data_in[15:0];
```

```
end
end
//
wire [3:0]reg in pad= REG[3:0];
assign ready out= (reset 1 & ready n);
assign RDY=ready out ? 1'b1 :1'b0;
//-----
// Assign data pad (muxed with category in stand alone)
//-----
wire [15:0]data_in_pad;
assign data in[15:0] = data in pad[15:0];
// Data out from cluster dotted AND bus
// Wires declaration
wire [15:0]data out n1; wire [15:0]data out n2; wire [15:0]data out n3;
//Build global AND bus
wire [15:0]data out n= data out n1[15:0] & data out n2[15:0] & data out n3[15:0]
& (read in & (reg in[3:0] == NETWORK STATUS) ? NSR[15:0]: 16'hFFFF) | (RW 1 ? 16'h0000 : 16'hFFFF) ; // test
//
// PADS for Xilinx implementation
IOBUF DATApad00(.I(1'b0),.O(data_in_pad[0]),.T(data_out_n[0]),.IO(DATA[0]));
IOBUF DATApad01(.I(1'b0),.O(data_in_pad[1]),.T(data_out_n[1]),.IO(DATA[1]));
IOBUF DATApad02(.I(1'b0),.O(data_in_pad[2]),.T(data_out_n[2]),.IO(DATA[2]));
IOBUF DATApad03(.I(1'b0),.O(data in pad[3]),.T(data out n[3]),.IO(DATA[3]));
IOBUF DATApad04(.I(1'b0),.O(data in pad[4]),.T(data out n[4]),.IO(DATA[4]));
IOBUF DATApad05(.I(1'b0),.O(data_in_pad[5]),.T(data_out_n[5]),.IO(DATA[5]));
IOBUF DATApad06(.I(1'b0),.O(data in pad[6]),.T(data out n[6]),.IO(DATA[6]));
IOBUF DATApad07(.I(1'b0),.O(data in pad[7]),.T(data out n[7]),.IO(DATA[7]));
IOBUF DATApad08(.I(1'b0),.O(data_in_pad[8]),.T(data_out_n[8]),.IO(DATA[8]));
IOBUF DATApad09(.I(1'b0),.O(data_in_pad[9]),.T(data_out_n[9]),.IO(DATA[9]));
IOBUF DATApad10(.I(1'b0),.O(data_in_pad[10]),.T(data_out_n[10]),.IO(DATA[10]));
IOBUF DATApad11(.I(1'b0),.O(data_in_pad[11]),.T(data_out_n[11]),.IO(DATA[11]));
IOBUF DATApad12(.I(1'b0),.O(data_in_pad[12]),.T(data_out_n[12]),.IO(DATA[12]));
IOBUF DATApad13(.I(1'b0),.O(data in pad[13]),.T(data out n[13]),.IO(DATA[13]));
IOBUF DATApad14(.I(1'b0),.O(data in pad[14]),.T(data out n[14]),.IO(DATA[14]));
IOBUF DATApad15(.I(1'b0),.O(data_in_pad[15]),.T(data_out_n[15]),.IO(DATA[15]));
//
IOBUF ID_pad(.I(~(id & unclearn_in)),.O(id_l_in),.T(~(id & unclearn_in)),.IO(ID_l));
IOBUF UNC lpad(.I(unclearn w),.O(unclearn in),.T( unclearn w),.IO(UNC 1));
// END of PADS for Xilinx
assign oktolearn= unclearn_in; // Propagate the okay for the RTL (Ready to Learn)
// 6 clusters of 16 neurons each
// Chip DCI should be connected to first cluster "dci" and DCO to the last cluster "dco"
// Master chip DCI must have a pullup resistor
// -----
// Daisy chain wires declarations
wire dc1, dc2;
```

```
parameter FORGET=4'hF;
//
wire ds_n= DS;
wire reset_n_l= (reg_in[3:0]==FORGET) & ~read_in ? ~ds_in : reset_l;
neuroncluster cluster1(.clk(G clk w), .reset 1(reset n 1), .ds(ds n), .read(read in),
.register(reg in[3:0]), .data in(data in[15:0]), .SR(NSR[4]), .KNN(NSR[5]),
.oktolearn in(oktolearn), .dci(DCI), .dco(dc1), .id(id1), .unclearn(unclearn1), .data out(data out n1[15:0]),
.ready(ready n1));
neuroncluster cluster2(.clk(G_clk_w), .reset_l(reset_n_l), .ds(ds_n), .read(read_in),
.register(reg_in[3:0]), .data_in(data_in[15:0]), .SR(NSR[4]), .KNN(NSR[5]),
.oktolearn_in(oktolearn), .dci(dc1), .dco(dc2), .id(id2), .unclearn(unclearn2), .data_out(data_out_n2[15:0]),
.ready(ready n2));
//
neuroncluster cluster3(.clk(G clk w), .reset l(reset n l), .ds(ds n), .read(read in),
.register(reg in[3:0]), .data in(data in[15:0]), .SR(NSR[4]), .KNN(NSR[5]),
.oktolearn in(oktolearn), .dci(dc2), .dco(DCO), .id(id3), .unclearn(unclearn3), .data out(data out n3[15:0]),
.ready(ready_n3));
//
```