



200G PAM4 DCI Architecture

A Deep Dive into 3nm CMOS SerDes Design, High-Speed Clocking,
and Concatenated FEC Simulation

Felix Bors felix.bors@aibcore.com

01. Lane Architecture



200G LANE

02. FEC Strategy

INNER CODE: LAYERED LDPC


40+
MBPS JAX THROUGHPUT

Soft-Decision Decoding

Inner Layered Belief Propagation (BP) decoder implemented in JAX/XLA. The model leverages **float16** state storage and **float32** compute to optimize RTX 3090 memory bandwidth.

$$Q_{v \rightarrow c} = L_v - R_{\text{old}, c \rightarrow v}$$

LDPC Reference BER vs SNR



OUTER CODE: BCH CLEANUP

- 🔧 **Error Floor Mitigation:** Algebraic BCH decoding is used to clean up residual bit errors from LDPC "trapping sets" and "oscillations."
- ⚡ **Low Latency:** BCH decoders provide deterministic latency, critical for DCI links that cannot afford iterative decoding variance.
- 🛡️ **Trapping Set Escape:** Quantization in JAX (float16) introduces numerical "regularization" that helps the decoder escape sub-optimal local minima.

CONCATENATED PERFORMANCE



Net Coding Gain

The combination of LDPC(1944, 5/6) and BCH(2048, 1944) delivers >11 dB NCG at $1e-12$ BER floors.



JAX Scale-Up

Transitioning from 3090 single-GPU to A100 multi-GPU via `jax.pmap` allows simulation of $1e-15$ BER targets.



MATLAB Verification

Perfect alignment with MATLAB 'approxIir' math verifies the PRNG and AWGN channel noise floor.

03. Timing Recovery

CONCLUSION & Q&A

3djax Project: GPU-Accelerated FEC Simulations.

Architecture: 3nm Monolithic 200G SerDes.

Innovation: JAX-based static graph optimization for high-speed hardware modeling.

