


ATHENA – CLOCK LOGIC

Functional signal flow; pin references correspond to Clock.kicad_sch



Q = 0: manual STEP selected. Q = 1: astable selected.

SELECTED_CLK = MANUAL . $\bar{Q}$ + ASTABLE . Q

CPU_CLK = SELECTED_CLK . CLOCK_ENABLE

HLT active holds CPU_CLK LOW. Indicators and timing components are shown on the circuit sheet.

Sheet: /Clock logic/
File: Clock-logic.kicad_sch

Title: Athena clock logic

Size: A4 Date: 2026-09-14

KiCad E.D.A. 10.0.3

Rev: 1

Id: 3/3