#### **CS224**

**Section No: 1** 

Spring 2021

Lab No: 6

Name: Efe Beydoğan

Bilkent ID: 21901548

### Report for matrix size 10000:


### a) Direct Mapped Caches


	Block Size 32	Block Size 64	Block Size 256	Block Size 1024	Block Size 2048
Cache Size 16384	Miss rate: 3%	Miss rate: 2%	Miss rate: 0.41%	Miss rate: 1%	Miss rate: 4%
bytes	# of misses: 317	# of misses: 160	# of misses: 42	# of misses: 101	# of misses: 410
Cache Size 32768	Miss rate: 3%	Miss rate: 2%	Miss rate: 0.41%	Miss rate: 2%	Miss rate: 3%
bytes	# of misses: 313	# of misses: 160	# of misses: 42	# of misses: 160	# of misses: 317
Cache Size 65536	Miss rate: 3%	Miss rate: 2%	Miss rate: 0.41%	Miss rate: 2%	Miss rate: 3%
bytes	# of misses: 321	# of misses: 160	# of misses: 42	# of misses: 162	# of misses: 314
Cache Size	Miss rate: 3%	Miss rate: 2%	Miss rate: 0.41%	Miss rate: 0.12%	Miss rate: 0.07%
131072 bytes	# of misses: 317	# of misses: 160	# of misses: 42	# of misses: 12	# of misses: 7
Cache Size	Miss rate: 3%	Miss rate: 2%	Miss rate: 0.41%	Miss rate: 0.11%	Miss rate: 0.07%
262144 bytes	# of misses: 318	# of misses: 160	# of misses: 42	# of misses: 10	# of misses: 7

Table 1: Table for row major averaging

	Block Size 32	Block Size 64	Block Size 128	Block Size 256	Block Size 512
Cache Size 16384	Miss rate: 90%	Miss rate: 94%	Miss rate: 76%	Miss rate: 38%	Miss rate: 20%
bytes	# of misses: 9236	# of misses: 9619	# of misses: 7827	# of misses: 3927	# of misses: 2002
Cache Size 32768	Miss rate: 29%	Miss rate: 32%	Miss rate: 28%	Miss rate: 14%	Miss rate: 8%
bytes	# of misses: 3025	# of misses: 3314	# of misses: 2901	# of misses: 1476	# of misses: 814
Cache Size 2048	Miss rate: 98%	Miss rate: 97%	Miss rate: 76%	Miss rate: 38%	Miss rate: 20%
bytes	# of misses: 10004	# of misses: 10003	# of misses: 7818	# of misses: 3918	# of misses: 2002
Cache Size 4096	Miss rate: 98%	Miss rate: 97%	Miss rate: 76%	Miss rate: 38%	Miss rate: 20%
bytes	# of misses: 10004	# of misses: 10003	# of misses: 7818	# of misses: 3918	# of misses: 2002
Cache Size 8192	Miss rate: 90%	Miss rate: 97%	Miss rate: 76%	Miss rate: 38%	Miss rate: 20%
bytes	# of misses: 9236	# of misses: 10003	# of misses: 7818	# of misses: 3918	# of misses: 2002

Table 2: Table for column major averaging






### b) Fully Associative Caches

	Hit Rate (Poor)	Hit Rate (Medium)	Hit Rate (Good)
	Cache Size: 2048 bytes	Cache Size: 4096 bytes	Cache Size: 32768 bytes
	Block Size: 32	Block Size: 128	Block Size: 512
Direct Mapped Cache	Miss Rate: 98%	Miss Rate: 76%	Miss Rate: 8%
	Number of misses: 10004	Number of misses: 7818	Number of misses: 814
Fully Associative Cache	Miss Rate: 98%	Miss Rate: 76%	Miss Rate: 20%
(LRU)	Number of misses: 10004	Number of misses: 7818	Number of misses: 4003
Fully Associative Cache	Miss Rate: 97%	Miss Rate: 76%	Miss Rate: 8%
(Random)	Number of misses: 9991	Number of misses: 7818	Number of misses: 774

There is a 12% difference between the results of the good hit rate between fully associative cache with LRU and direct mapped cache. Fully associative cache with LRU has a higher miss rate. However, for the medium hit rate, the fully associative cache with LRU and the direct mapped cache have the same miss rates. For the poor hit rate case, they both have the same miss rate of 98%. Overall, the switch from the direct mapped cache to fully associative cache didn't affect the results too much, and the good case got even worse while the other cases remained more or less the same.

When the replacement policy is switched to random, the poor case is almost the same for all caches, and the medium case is also the same. The good case however, has the same miss rate with direct mapped cache and is smaller than fully associative cache with LRU. It is seen that the replacement policy doesn't make a very huge difference in terms of miss rates and only the good case is affected visibly.



### c) N-way Set Associative Caches

	N = 2	N = 4	N = 8	N = 16
Hit Rate (Poor) Cache Size: 2048 bytes Block Size: 32	Hit Rate: 2% Miss Rate: 98% # of misses: 10004	Hit Rate: 2% Miss Rate: 98% # of misses: 10004	Hit Rate: 2% Miss Rate: 98% # of misses: 10004	Hit Rate: 2% Miss Rate: 98% # of misses: 10004
	N = 1	N = 2	N = 4	N = 8

	14 – 1	N - 2	11 - 4	IV - 0
Hit Rate (Medium)	Hit Rate: 24%	Hit Rate: 24%	Hit Rate: 24%	Hit Rate: 24%
Cache Size: 4096	Miss Rate: 76%	Miss Rate: 76%	Miss Rate: 76%	Miss Rate: 76%
bytes Block Size: 128	# of misses: 7827			
DIOCK SIZE. 126				

	N = 2	N = 4	N = 8	N = 16
Hit Rate (Good) Cache Size: 32768 bytes Block Size: 512	Hit Rate: 88% Miss Rate: 12% # of misses: 1210	Hit Rate: 80% Miss Rate: 20% # of misses: 2002	Hit Rate: 80% Miss Rate: 20% # of misses: 2002	Hit Rate: 80% Miss Rate: 20% # of misses: 2002

For poor and medium hit rate conditions, the set size doesn't make a difference and the hit rates stay constant for different set sizes. For the good hit rate conditions, the hit rate is the best with 88% when N=2. As the set size is increased, the hit rate reduces to 80% and remains constant after.

# Report for matrix size 40000:


# a) Direct Mapped Caches


	Block Size 32	Block Size 64	Block Size 256	Block Size 1024	Block Size 2048
Cache Size 16384	Miss rate: 3%	Miss rate: 2%	Miss rate: 0.4%	Miss rate: 1%	Miss rate: 4%
bytes	# of misses: 1255	# of misses: 629	# of misses: 159	# of misses: 402	# of misses: 1610
Cache Size 32768	Miss rate: 3%	Miss rate: 2%	Miss rate: 0.4%	Miss rate: 2%	Miss rate: 3%
bytes	# of misses: 1253	# of misses: 631	# of misses: 159	# of misses: 805	# of misses: 1207
Cache Size 65536	Miss rate: 3%	Miss rate: 2%	Miss rate: 0.4%	Miss rate: 2%	Miss rate: 3%
bytes	# of misses: 1255	# of misses: 627	# of misses: 160	# of misses: 804	# of misses: 1205
Cache Size	Miss rate: 3%	Miss rate: 2%	Miss rate: 0.4%	Miss rate: 0.12%	Miss rate: 0.07%
131072 bytes	# of misses: 1250	# of misses: 630	# of misses: 163	# of misses: 48	# of misses: 29
Cache Size	Miss rate: 3%	Miss rate: 2%	Miss rate: 0.4%	Miss rate: 0.11%	Miss rate: 0.07%
262144 bytes	# of misses: 1251	# of misses: 629	# of misses: 168	# of misses: 42	# of misses: 28

Table 1: Table for row major averaging

	Block Size 32	Block Size 64	Block Size 128	Block Size 256	Block Size 512
Cache Size 16384	Miss rate: 90%	Miss rate: 95%	Miss rate: 99%	Miss rate: 78%	Miss rate: 39%
bytes	# of misses: 36434	# of misses: 38221	# of misses: 40002	# of misses: 31291	# of misses: 15666
Cache Size 32768	Miss rate: 90%	Miss rate: 95%	Miss rate: 97%	Miss rate: 78%	Miss rate: 39%
bytes	# of misses: 36420	# of misses: 38211	# of misses: 39106	# of misses: 31322	# of misses: 15778
Cache Size 2048	Miss rate: 99%	Miss rate: 99%	Miss rate: 99%	Miss rate: 78%	Miss rate: 39%
bytes	# of misses: 40004	# of misses: 40003	# of misses: 40002	# of misses: 31322	# of misses: 15778
Cache Size 4096	Miss rate: 99%	Miss rate: 99%	Miss rate: 99%	Miss rate: 78%	Miss rate: 39%
bytes	# of misses: 40004	# of misses: 40003	# of misses: 40002	# of misses: 31322	# of misses: 15778
Cache Size 8192	Miss rate: 99%	Miss rate: 99%	Miss rate: 99%	Miss rate: 78%	Miss rate: 39%
bytes	# of misses: 40004	# of misses: 40003	# of misses: 40002	# of misses: 31322	# of misses: 15778

Table 2: Table for column major averaging






### b) Fully Associative Caches

	Hit Rate (Poor)	Hit Rate (Medium)	Hit Rate (Good)
	Cache Size: 2048 bytes	Cache Size: 8192 bytes	Cache Size: 16384 bytes
	Block Size: 32	Block Size: 256	Block Size: 512
Direct Mapped Cache	Miss Rate: 99%	Miss Rate: 78%	Miss Rate: 39%
	Number of misses: 40004	Number of misses: 31322	Number of misses: 15778
Fully Associative Cache	Miss Rate: 99%	Miss Rate: 78%	Miss Rate: 78%
(LRU)	Number of misses: 40004	Number of misses: 31322	Number of misses: 31322
Fully Associative Cache	Miss Rate: 99%	Miss Rate: 78%	Miss Rate: 39%
(Random)	Number of misses: 40004	Number of misses: 31322	Number of misses: 15778

For the poor rate conditions, the change to fully associative cache architectures didn't make a difference as the hit rates remained the same. The medium case also remained the same accross both architectures and different replacement policies. For the good hit rate conditions, the fully associative cache with LRU had a higher miss rate than the other ones.



# c) N-way Set Associative Caches

	N = 2	N = 4	N = 8	N = 16
Hit Rate (Poor) Cache Size: 2048 bytes Block Size: 32	Hit Rate: 1% Miss Rate: 99% # of misses: 40004	Hit Rate: 1% Miss Rate: 99% # of misses: 40004	Hit Rate: 1% Miss Rate: 99% # of misses: 40004	Hit Rate: 1% Miss Rate: 99% # of misses: 40004
	N = 1	N = 2	N = 4	N = 8
Hit Rate (Medium) Cache Size: 8192 bytes Block Size: 256	Hit Rate: 22% Miss Rate: 78% # of misses: 31322	Hit Rate: 22% Miss Rate: 78% # of misses: 31322	Hit Rate: 22% Miss Rate: 78% # of misses: 31322	Hit Rate: 22% Miss Rate: 78% # of misses: 31322

	N = 1	N = 2	N = 4	N = 8
Hit Rate (Good) Cache Size: 16384 bytes Block Size: 512	Hit Rate: 61% Miss Rate: 39% # of misses: 15778	Hit Rate: 61% Miss Rate: 39% # of misses: 15778	Hit Rate: 61% Miss Rate: 39% # of misses: 15778	Hit Rate: 61% Miss Rate: 39% # of misses: 15778

For every condition, good, medium and bad, the rates remain the same as the set size is changed. There is no improvement as N is increased. The good conditions give the best hit rate of 61% for every N.