

CSE211 Digital Design

Akdeniz University

Week10: Combinational Logic Part 1

1

Assoc.Prof.Dr. Taner Danişman

tdanisman@akdeniz.edu.tr

Course program

2

| | | |
|---------|------------|---------------------------------------|
| Week 01 | 09/16/2024 | Introduction |
| Week 02 | 09/23/2024 | Digital Systems and Binary Numbers I |
| Week 03 | 09/30/2024 | Digital Systems and Binary Numbers II |
| Week 04 | 10/07/2024 | Boolean Algebra and Logic Gates I |
| Week 05 | 10/14/2024 | Boolean Algebra and Logic Gates II |
| Week 06 | 10/21/2024 | Gate Level Minimization |
| Week 07 | 10/28/2024 | Karnaugh Maps |
| Week 08 | 11/04/2024 | Karnaugh Maps |
| Week 09 | 11/11/2024 | Midterm |
| Week 10 | 11/18/2024 | Combinational Logic |
| Week 11 | 11/25/2024 | Combinational Logic |
| Week 12 | 12/02/2024 | Timing, delays and hazards |
| Week 13 | 12/09/2024 | Synchronous Sequential Logic |
| Week 14 | 12/16/2024 | Synchronous Sequential Logic |

Terms to know

3

- ASIC
- MSI
- VLSI

| | | |
|--------|---|---|
| AUGEND | → | 6 |
| ADDEND | → | 3 |
| <hr/> | | |
| SUM | → | 9 |

| | | |
|----------|---|----|
| DIVIDEND | → | 18 |
| DIVISOR | → | 3 |
| <hr/> | | |
| QUOTIENT | → | 6 |

| | | |
|------------|---|---|
| MINUEND | → | 9 |
| SUBTRAHEND | → | 3 |
| <hr/> | | |
| DIFFERENCE | → | 6 |

| | | |
|--------------|---|----|
| MULTIPLICAND | → | 6 |
| MULTIPLIER | → | 3 |
| <hr/> | | |
| PRODUCT | → | 18 |

Classifications

4

➤ **Combinational Logic**


- **No memory** unit
- Expressed by Boolean functions
- Outputs depends on only the **present** inputs

➤ **Sequential Logic**

- Storage elements + logic gates
- The content of the storage elements define the state of the circuit
- Outputs are functions of both input and current state
- State is a function of previous inputs
- Outputs not only depend the present inputs but also the past inputs
- Time sequence of inputs and internal states

Combinational Circuit

5



- n input bits $\rightarrow 2^n$ possible binary input combinations
- m output variable produced
 - For each possible input combination, there is one possible output value
 - truth table
 - Boolean functions (with n input variables)
- **Examples: adders, subtractors, comparators, decoders, encoders, and multiplexers.**

So Far...

6

- **Chapter #1** binary numbers and binary codes that represent discrete quantities of information.
- **Chapter #2** Boolean algebra as a way to express logic functions algebraically
- **Chapter #3** How to simplify Boolean functions to achieve economical (simpler) gate implementations.
- **Chapter #4** to use the knowledge acquired in previous chapters to formulate systematic analysis and design procedures for combinational circuits
 - Analyze the behavior of a given logic circuit
 - synthesize a circuit that will have a given behavior
 - Write hardware description language (HDL) models

Analysis & Design of Combinational Logic

7

- **Analysis: to find out the function that a given circuit implements**
 - We are given a logic circuit and we are expected to find out
 1. Boolean function(s)
 2. Truth table
 3. A possible explanation of the circuit operation (i.e. what it does)
- Firstly, make sure that the given circuit is, **indeed, combinational.**


Analysis of Combinational Logic

8

- Verifying the circuit is combinational
 - Diagram has **no memory elements**
 - **No feedback paths** (connections)
 - A feedback path is a connection from the output of one gate to the input of a second gate whose output forms part of the input to the first gate
- Secondly, obtain a Boolean function for each output or the truth table
- Lastly, interpret the operation of the circuit from the derived Boolean functions or truth table
 - What is it the circuit doing?
 - Addition, subtraction, multiplication, etc.
- The analysis can be performed by using a computer program

Example: Obtaining Boolean Function

9



Example: Obtaining Boolean Function

10

Boolean expressions for named wires

■ $T_1 = a + b + c$

■ $T_2 = abc$

■ $F_2 = ab + ac + bc$

■ $T_3 = F_2' T_1 = (ab + ac + bc)' (a + b + c)$


■ $F_1 = T_2 + T_3$

$$= abc + (ab + ac + bc)' (a + b + c)$$

$$= abc + ((a' + b')(a' + c')(b' + c')) (a + b + c)$$

$$= abc + ((a' + a'c' + a'b' + b'c')(b' + c')) (a + b + c)$$

$$= abc + (a'b' + a'c' + a'b'c' + b'c') (a + b + c)$$



Copyright ©2013 Pearson Education, publishing as Prentice Hall

Example: Obtaining Boolean Function

11

Table 4.1

Truth Table for the Logic Diagram of Fig. 4.2

| A | B | C | F₂ | F'₂ | T₁ | T₂ | T₃ | F₁ |
|----------|----------|----------|----------------------|-----------------------|----------------------|----------------------|----------------------|----------------------|
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

Copyright ©2012 Pearson Education, publishing as Prentice Hall

➡ This is what we call **full-adder** (FA)

Design of Combinational Logic

12

- We start with the verbal specification about what the resulting circuit will do for us (i.e. which function it will implement)
 - Specifications are often verbal, and **very likely incomplete** and **ambiguous (if not faulty)**
 - **Wrong interpretations** can result in **incorrect circuit**
- We are expected to find
 1. **Boolean function(s)** (or **truth table**) to realize the desired functionality
 2. **Logic circuit** implementing the Boolean function(s) (or the truth table)

Design Constraints

13

- From the truth table, we can obtain a **variety of simplified expressions**
- Question: which one to choose?
- The design constraints may help in the selection process
- **Constraints:**
 - number of gates
 - propagation time of the signal all the way from the inputs to the outputs
 - number of inputs to a gate
 - number of interconnections
 - power consumption
 - driving capability of each gate

Code Conversion Example

14

- To convert from binary code A to binary code B
- A combinational circuit performs this transformation by means of logic gates

Table 4.2

Truth Table for Code Conversion Example

| Input BCD | | | | Output Excess-3 Code | | | |
|-----------|---|---|---|----------------------|---|---|---|
| A | B | C | D | w | x | y | z |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

Code Conversion Example

- Find the boolean functions for w, x, y, and z

| AB \ CD | | C | | | |
|---------|----|---------------|---------------|---------------|---------------|
| | | 00 | 01 | 11 | 10 |
| A | 00 | m_0 1 | m_1 | m_3 | m_2 1 |
| | 01 | m_4 1 | m_5 | m_7 | m_6 1 |
| | 11 | m_{12} X | m_{13} X | m_{15} X | m_{14} X |
| | 10 | m_8 1 | m_9 | m_{11} X | m_{10} X |

$z = D'$

| AB \ CD | | C | | | |
|---------|----|---------------|---------------|---------------|---------------|
| | | 00 | 01 | 11 | 10 |
| A | 00 | m_0 1 | m_1 | m_3 1 | m_2 |
| | 01 | m_4 1 | m_5 | m_7 1 | m_6 |
| | 11 | m_{12} X | m_{13} X | m_{15} X | m_{14} X |
| | 10 | m_8 1 | m_9 | m_{11} X | m_{10} X |

$y = CD + C'D'$

| AB \ CD | | C | | | |
|---------|----|---------------|---------------|---------------|---------------|
| | | 00 | 01 | 11 | 10 |
| A | 00 | m_0 | m_1 1 | m_3 1 | m_2 1 |
| | 01 | m_4 1 | m_5 | m_7 | m_6 1 |
| | 11 | m_{12} X | m_{13} X | m_{15} X | m_{14} X |
| | 10 | m_8 | m_9 1 | m_{11} X | m_{10} X |


$x = B'C + B'D + BC'D'$

| AB \ CD | | C | | | |
|---------|----|---------------|---------------|---------------|---------------|
| | | 00 | 01 | 11 | 10 |
| A | 00 | m_0 | m_1 | m_3 | m_2 |
| | 01 | m_4 | m_5 1 | m_7 1 | m_6 1 |
| | 11 | m_{12} X | m_{13} X | m_{15} X | m_{14} X |
| | 10 | m_8 1 | m_9 1 | m_{11} X | m_{10} X |

$w = A + BC + BD$

Logic diagram for BCD-to-excess-3 code converter

16



Binary Adder and Subtractor

17

- **(Arithmetic) Addition** of two binary digits
 - $0 + 0 = 0$, $0 + 1 = 1$, $1 + 0 = 1$, and $1 + 1 = 10$
 - The result has two components
 - the sum (S)
 - the carry (C)
- A combinational circuit that performs the addition of two bits is called a **half adder**
- One that performs the addition of three bits (two significant bits and a previous carry) is a **full adder**
- **Two half adders** can be employed to implement a **full adder**.

Half Adder

18

- The result has two components
 - the sum (S)
 - the carry (C)




Table 4.3
Half Adder


| <i>x</i> | <i>y</i> | <i>c</i> | <i>s</i> |
|-----------------|-----------------|-----------------|-----------------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

Half Adder (Cont.)

19



$$(a) \begin{aligned} S &= xy' + x'y \\ C &= xy \end{aligned}$$



$$(b) \begin{aligned} S &= x \oplus y \\ C &= xy \end{aligned}$$

Full Adder

20

- A circuit that performs the arithmetic sum of **three bits**
 - Three inputs
 - the range of output is **[0, 3]**
 - Two binary outputs

Table 4.4
Full Adder

| x | y | z | C | S |
|----------|----------|----------|----------|----------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

K-Map for Full Adder

21

| | | y | | | |
|-----|---|------------|------------|------------|------------|
| | | yz | 00 | 01 | 11 |
| x | 0 | m_0 | m_1 1 | m_3 | m_2 1 |
| | 1 | m_4 1 | m_5 | m_7 1 | m_6 |
| | | z | | | |


(a) $S = x'y'z + x'yz' + xy'z' + xyz$

| | | y | | | |
|-----|---|-------|------------|------------|------------|
| | | yz | 00 | 01 | 11 |
| x | 0 | m_0 | m_1 | m_3 1 | m_2 |
| | 1 | m_4 | m_5 1 | m_7 1 | m_6 1 |
| | | z | | | |


(b) $C = xy + xz + yz$

Implementation of full adder in sum-of-products form

22




(a) $S = x'y'z + x'yz' + xy'z' + xyz$



(b) $C = xy + xz + yz$

Implementation of full adder with two half adders and an OR gate



Binary Adders

24

- The design methodology we used to build carry-ripple adder is what is referred as **hierarchical design.**
- To add two 4-bit numbers, in classical design, we have:
 - 9 inputs including C_0 .
 - 5 outputs
 - Truth tables with $2^9 = 512$ entries
 - We have to optimize five Boolean functions with 9 variables each.
- **In Hierarchical design**
 - we divide our design into smaller functional blocks
 - connect functional units to produce the big functionality

Binary adders


25

- A digital circuit that produces the arithmetic sum of two binary numbers

- $A = (a_{n-1}, a_{n-2}, \dots, a_1, a_0)$

- $B = (b_{n-1}, b_{n-2}, \dots, b_1, b_0)$

- A simple case: 4-bit binary adder



Design of this circuit by the classical method would require a truth table with $2^9 = 512$ entries

Carry Propagation!

Binary Adders

26

- Consider the two binary numbers **A = 1011**, and **B = 0011**. Their sum **S = 1110** is formed with the four-bit adder as follows

| Subscript i : | 3 | 2 | 1 | 0 | |
|-----------------|---|---|---|---|-----------|
| Input carry | 0 | 1 | 1 | 0 | C_i |
| Augend | 1 | 0 | 1 | 1 | A_i |
| Addend | 0 | 0 | 1 | 1 | B_i |
| Sum | 1 | 1 | 1 | 0 | S_i |
| Output carry | 0 | 0 | 1 | 1 | C_{i+1} |

Carry Propagation


27

- The addition of two binary numbers in parallel implies that all the bits of the **augend** and **addend** are available for computation at the same time
- Sum output will be in its **steady-state final value** only after the input carry to that stage has been propagated
- The **outputs will not be correct** unless the signals are given enough time to **propagate** through the gates connected from the inputs to the outputs
- Solution is to use **carry lookahead logic**

Carry Propagation

28

- G_i is called a **carry generate**
- P_i is called a **carry propagate**



Carry Lookahead Generator

29

- C_3 does not have to wait for C_2 and C_1 to propagate
- This **gain** in speed of operation is achieved at the expense of additional **complexity** (hardware).

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$


$$C_0 = \text{input carry}$$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

Logic diagram of carry lookahead generator



Four-bit adder with carry look ahead

