
Report : qor
 Design : gf128_karatsuba_pipe_gf64
 Version: V-2023.12-SP4
 Date : Mon Feb 16 22:03:54 2026

Timing Path Group 'clk'

```
-----
Levels of Logic:          9.00
Critical Path Length:     1.73
Critical Path Slack:      0.06
Critical Path Clk Period: 2.50
Total Negative Slack:     0.00
No. of Violating Paths:   0.00
Worst Hold Violation:     -0.16
Total Hold Violation:     -42.52
No. of Hold Violations:   534.00
-----
```

Cell Count

```
-----
Hierarchical Cell Count:  4
Hierarchical Port Count:  783
Leaf Cell Count:          20225
Buf/Inv Cell Count:       1359
Buf Cell Count:           507
Inv Cell Count:           852
CT Buf/Inv Cell Count:    0
Combinational Cell Count: 19010
Sequential Cell Count:    1215
Macro Count:              0
-----
```

Area

```
-----
Combinational Area:       8281.221435
Noncombinational Area:   1297.368044
Buf/Inv Area:             341.524797
Total Buffer Area:        169.30
Total Inverter Area:      172.23
Macro/Black Box Area:     0.000000
Net Area:                 17178.086491
-----
Cell Area:                9578.589479
Design Area:              26756.675969
```

Design Rules

```
-----
Total Number of Nets:     20484
Nets With Violations:     0
Max Trans Violations:     0
Max Cap Violations:       0
-----
```

Hostname: synopsys.vit.ac.in

Compile CPU Statistics

```
-----
Resource Sharing:          0.93
```

Logic Optimization:	3.52
Mapping Optimization:	25.94

Overall Compile Time:	121.96
Overall Compile Wall Clock Time:	125.11

Design WNS: 0.00 TNS: 0.00 Number of Violating Paths: 0

Design (Hold) WNS: 0.16 TNS: 42.52 Number of Violating Paths: 534
