
Report : qor
 Design : gfl28_mul_reduced
 Version: V-2023.12-SP4
 Date : Sun Feb 15 23:07:57 2026

Timing Path Group 'VCLK'

```
-----
Levels of Logic:          11.00
Critical Path Length:     1.70
Critical Path Slack:      1.00
Critical Path Clk Period: 5.00
Total Negative Slack:     0.00
No. of Violating Paths:   0.00
Worst Hold Violation:     0.00
Total Hold Violation:     0.00
No. of Hold Violations:   0.00
-----
```

Cell Count

```
-----
Hierarchical Cell Count:   3
Hierarchical Port Count:  768
Leaf Cell Count:          17505
Buf/Inv Cell Count:       589
Buf Cell Count:           450
Inv Cell Count:           139
CT Buf/Inv Cell Count:    0
Combinational Cell Count: 17505
Sequential Cell Count:    0
Macro Count:              0
-----
```

Area

```
-----
Combinational Area:       8209.337808
Noncombinational Area:    0.000000
Buf/Inv Area:             163.924796
Total Buffer Area:        139.11
Total Inverter Area:      24.82
Macro/Black Box Area:     0.000000
Net Area:                 18538.280294
-----
Cell Area:                8209.337808
Design Area:              26747.618102
```

Design Rules

```
-----
Total Number of Nets:     17761
Nets With Violations:     0
Max Trans Violations:     0
Max Cap Violations:       0
-----
```

Hostname: synopsys.vit.ac.in

Compile CPU Statistics

```
-----
Resource Sharing:          0.40
```

Logic Optimization:	3.34
Mapping Optimization:	19.33

Overall Compile Time:	101.87
Overall Compile Wall Clock Time:	104.66

Design WNS: 0.00 TNS: 0.00 Number of Violating Paths: 0

Design (Hold) WNS: 0.00 TNS: 0.00 Number of Violating Paths: 0
