
Report : timing

-path full

-delay max

-max_paths 1

Design : gf128_mul_reduced

Version: V-2023.12-SP4

Date : Sun Feb 15 23:07:57 2026

Operating Conditions: ff0p715v125c Library: saed14rvt_base_ff0p715v125c

Wire Load Model Mode: top

Startpoint: b[18] (input port clocked by VCLK)

Endpoint: result[14] (output port clocked by VCLK)

Path Group: VCLK

Path Type: max

Des/Clust/Port Wire Load Model Library

gf128_mul_reduced 8000 saed14rvt_base_ff0p715v125c

Point	Incr	Path

clock VCLK (rise edge)	0.00	0.00
clock network delay (ideal)	1.50	1.50
input external delay	1.00	2.50 f
b[18] (in)	0.00	2.50 f
U709/X (SAEDRVT14_E02_1)	0.30	2.80 r
u_mul/u_p1/b[18] (gf64_mul_0)	0.00	2.80 r
u_mul/u_p1/U47/X (SAEDRVT14_INV_0P5)	0.27	3.06 f
u_mul/u_p1/U252/X (SAEDRVT14_INV_0P5)	0.46	3.53 r
u_mul/u_p1/U3275/X (SAEDRVT14_ND2_CDC_1)	0.07	3.60 f
u_mul/u_p1/U3278/X (SAEDRVT14_E04_1)	0.07	3.67 f
u_mul/u_p1/U3286/X (SAEDRVT14_EN4_M_1)	0.06	3.74 f
u_mul/u_p1/U3330/X (SAEDRVT14_EN4_M_1)	0.07	3.81 r
u_mul/u_p1/product[77] (gf64_mul_0)	0.00	3.81 r
U1092/X (SAEDRVT14_E02_1)	0.09	3.89 f
U1121/X (SAEDRVT14_INV_0P5)	0.10	3.99 r
U1125/X (SAEDRVT14_MUXI2_U_0P5)	0.12	4.12 f
U1204/X (SAEDRVT14_EN3_U_0P5)	0.09	4.20 r
result[14] (out)	0.00	4.20 r
data arrival time		4.20
clock VCLK (rise edge)	5.00	5.00
clock network delay (ideal)	1.50	6.50
clock uncertainty	-0.30	6.20
output external delay	-1.00	5.20
data required time		5.20

data required time		5.20
data arrival time		-4.20

slack (MET)		1.00