
Report : qor
Design : gf128_naive_reduced
Version: V-2023.12-SP4
Date : Sun Feb 15 22:01:07 2026

Timing Path Group 'VCLK'

Levels of Logic: 12.00
Critical Path Length: 1.90
Critical Path Slack: 0.80
Critical Path Clk Period: 5.00
Total Negative Slack: 0.00
No. of Violating Paths: 0.00
Worst Hold Violation: 0.00
Total Hold Violation: 0.00
No. of Hold Violations: 0.00

Cell Count

Hierarchical Cell Count: 1
Hierarchical Port Count: 512
Leaf Cell Count: 23640
Buf/Inv Cell Count: 1495
Buf Cell Count: 930
Inv Cell Count: 565
CT Buf/Inv Cell Count: 0
Combinational Cell Count: 23640
Sequential Cell Count: 0
Macro Count: 0

Area

Combinational Area: 10943.933737
Noncombinational Area: 0.000000
Buf/Inv Area: 417.981597
Total Buffer Area: 296.37
Total Inverter Area: 121.61
Macro/Black Box Area: 0.000000
Net Area: 22136.885268

Cell Area: 10943.933737
Design Area: 33080.819005

Design Rules

Total Number of Nets: 23896
Nets With Violations: 3
Max Trans Violations: 3
Max Cap Violations: 0

Hostname: synopsys.vit.ac.in

Compile CPU Statistics

Resource Sharing: 1.51

Logic Optimization:	5.03
Mapping Optimization:	38.68

Overall Compile Time:	193.98
Overall Compile Wall Clock Time:	197.74

Design WNS: 0.00 TNS: 0.00 Number of Violating Paths: 0

Design (Hold) WNS: 0.00 TNS: 0.00 Number of Violating Paths: 0
