
Report : timing
 -path full
 -delay max
 -max_paths 1
 Design : gf128_naive_reduced
 Version: V-2023.12-SP4
 Date : Sun Feb 15 22:01:07 2026

Operating Conditions: ff0p715v125c Library: saed14rvt_base_ff0p715v125c
 Wire Load Model Mode: top

Startpoint: b[74] (input port clocked by VCLK)
 Endpoint: result[11] (output port clocked by VCLK)
 Path Group: VCLK
 Path Type: max

Des/Clust/Port Wire Load Model Library

 gf128_naive_reduced
 8000 saed14rvt_base_ff0p715v125c

Point	Incr	Path
-----	-----	-----
clock VCLK (rise edge)	0.00	0.00
clock network delay (ideal)	1.50	1.50
input external delay	1.00	2.50 r
b[74] (in)	0.00	2.50 r
u_mul/b[74] (gf128_naive)	0.00	2.50 r
u_mul/U1436/X (SAEDRVT14_BUF_4)	0.23	2.73 r
u_mul/U3179/X (SAEDRVT14_BUF_S_0P5)	0.20	2.94 r
u_mul/U3490/X (SAEDRVT14_DEL_R2V1_1)	0.31	3.24 r
u_mul/U3453/X (SAEDRVT14_DEL_R2V1_1)	0.40	3.64 r
u_mul/U18170/X (SAEDRVT14_ND2_CDC_1)	0.09	3.73 f
u_mul/U18173/X (SAEDRVT14_E04_1)	0.07	3.80 f
u_mul/U18182/X (SAEDRVT14_EN4_M_1)	0.06	3.86 f
u_mul/U18183/X (SAEDRVT14_EN4_M_1)	0.06	3.92 f
u_mul/U18184/X (SAEDRVT14_EN4_M_1)	0.12	4.04 f
u_mul/product[138] (gf128_naive)	0.00	4.04 f
U406/X (SAEDRVT14_INV_0P5)	0.13	4.17 r
U385/X (SAEDRVT14_OAI22_0P5)	0.15	4.32 f
U474/X (SAEDRVT14_E04_1)	0.08	4.40 f
result[11] (out)	0.00	4.40 f
data arrival time		4.40
clock VCLK (rise edge)	5.00	5.00
clock network delay (ideal)	1.50	6.50
clock uncertainty	-0.30	6.20
output external delay	-1.00	5.20
data required time		5.20
-----	-----	-----
data required time		5.20
data arrival time		-4.40
-----	-----	-----
slack (MET)		0.80