








scio
spec

pcb outline

top (spot grid)


top side
5x5 grid
 $d=0,5\text{mm}$ $s=0,8\text{mm}$




bottom side
stripes
3,2x0,2 mm
 $d=0,6\text{mm}$




Channel Mapping for EISfe64ch1907a





dimensions in mm



A

B

C


D

A

B

C

D



Con1
MEC1-150-02-F-D-card

A

B

C

D

E

F

G

H

1

2

3

4

5

6

1

2


3

4

5

6

Layer Stack Legend



Material	Layer	Thickness	Dielectric Material	Type	Gerber
	Top Overlay			Legend	GTO
Surface Material	Top Solder	0.015mm	Solder Resist	Solder Mask	GTS
Copper	Top Layer	0.035mm		Signal	GTL
Core		1.450mm	FR-4	Dielectric	
Copper	Bottom Layer	0.035mm		Signal	GBL
Surface Material	Bottom Solder	0.015mm	Solder Resist	Solder Mask	GBS
	Bottom Overlay			Legend	GBO

Total thickness: 1.550mm

PCB: SC98_TipSensor2110.PcbDoc
Date: 14.10.2021

confidential document

This document contains internal confidential information of the company Sciospec Scientific Instruments GmbH. Disclosure of this document or its contents as a whole or in parts, producing copies, transcripts also in digital form, as well as the disposition for lending are strictly forbidden. Exceptions require the written approval by Sciospec Scientific Instruments GmbH (Domgasse 1, 04808 Wurzen, Germany).



A

B

C


D


E

F

G

H





Design Rules Verification Report

Filename : D:\workFiles\Altium\SC98_TipSensor2110\SC98_TipSensor2110.PcbDoc

Warnings 0
Rule Violations 0

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.15mm) (All),(All)	0
Short-Circuit Constraint (Allowed=Yes) (Not InAnyNet),(Not InAnyNet)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Width Constraint (Min=0.1mm) (Max=4mm) (Preferred=0.2mm) (All)	0
Routing Via (MinHoleWidth=0.2mm) (MaxHoleWidth=3mm) (PreferredHoleWidth=0.2mm) (MinWidth=0.5mm)	0
Routing Via (Templates Used To Check Via:) (All)	0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.2mm) (Max=2mm) (Preferred=0.25mm) and	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Minimum Annular Ring (Minimum=0.15mm) ((PadXSize_AllLayers-HoleSize >0) OR (PadYSize_AllLayers-HoleSize >0	0
Hole Size Constraint (Min=1.5mm) (Max=5mm) (HasSlotHole)	0
Hole Size Constraint (Min=0.2mm) (Max=5mm) (All)	0
Pads and Vias to follow the Drill pairs settings	0
Hole To Hole Clearance (Gap=0.2mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.254mm) (Disabled)(All),(All)	0
Silk To Solder Mask (Clearance=0.254mm) (Disabled)(IsPad),(All)	0
Silk to Silk (Clearance=0.2mm) (Disabled)(All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Length Constraint (Min=0mm) (Max=0.5mm) (Disabled)(All)	0
Component Clearance Constraint (Horizontal Gap = 0.3mm, Vertical Gap = 0.254mm) (All),(All)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)	0
Total	0

Electrical Rules Check Report

Class	Document	Message
		Successful Compile for SC98_TipSensor2110.PrjPcb