

FIELD EFFECT TRANSISTORS (FET's)





1. Metal-Oxide FET's (MOSFET's)

most successful transistors, (NMOS, PMOS)

Applications: high density VLSI chips
microprocessors
memories

p-channel MOS (PMOS) \rightarrow first devices for fabrication of LSI

n-channel MOS (NMOS) \rightarrow greater performance




D = Drain


S = Source

G = Gate

2. JFET's: based on pn junction structure



gate terminal insulated from the channel $\Rightarrow L_G = 0$
 $L_B = 0 \Rightarrow L_S = L_D$



Important terminal voltages

$$\left. \begin{aligned} V_{GS} &= V_G - V_S \\ V_{DS} &= V_D - V_S \\ V_{SB} &= V_S - V_B \end{aligned} \right\} \begin{array}{l} \text{All } > 0 \\ \text{for NMOS} \end{array}$$

Source & Drain regions form pn junction with p-type material.

pn junction reversed biased all time to keep isolation between the junctions of adjacent MOS transistors -

$\Rightarrow V_B \leq V_S, V_D$ to ensure reverse bias




Length of channel region $< 1 \mu\text{m}$

t_{ox} = oxide thickness $\leq 400 \text{ \AA}$

w = width of channel

I-V Behavior of the NMOS Transistor

V_{TN} = threshold voltage, the voltage where a p-type substrate is inverted to n-type inversion layer (important for MOS operation)



TRIODE REGION CHARACTERISTICS

$$I_D = \underbrace{\mu_n C_{ox}'}_{\text{fixed for given technology}} \frac{W}{L} \left(V_{GS} - V_{TN} - \frac{V_{DS}}{2} \right) V_{DS} \quad (1)$$

where:

$$\mu_n = e^- \text{ mobility} \quad [cm^2/V.s]$$

$$C_{ox}' = \epsilon_{ox} / T_{ox} = \text{oxide capacitance per unit area} [F/cm^2]$$

$$\epsilon_{ox} = \text{oxide permittivity}$$

$$T_{ox} = \text{oxide thickness} [cm]$$

$$W = \text{channel width} [cm]$$

Eq (1) holds under:

$$V_{GS} - V_{TN} \gg V_{DS} > 0$$

important
criterion

For silicon dioxide, $\epsilon_{ox} = 3.9 \epsilon_0$
where $\epsilon_0 = 8.854 \times 10^{-14} F/cm$

Eq 1 can be re-written:

$$I_D = K_n \left(V_{GS} - V_{TN} - \frac{V_{DS}}{2} \right) V_{DS} \quad (2)$$

$$\text{where } K_n = K_n' \frac{W}{L}$$

$$\text{if } K_n' = \mu_n C_{ox}'$$



$$K_n = K_n' = \text{transconductance parameters} (A/V^2)$$

Eq (2) can be re-written as:

$$I_D = K_n' \frac{W}{L} \left(V_{GS} - V_{TN} - \frac{V_{DS}}{2} \right) V_{DS} \quad (3)$$

ON RESISTANCE (in the triode zone of operation)

Based on Eq 3, the I_D characteristics in the triode region are:



Assume: $V_{TN} = 1V$
 $K_n = 250 \mu A/V^2$

linear region of operation (triode mode)

for small V_{DS} voltages where

$$V_{DS}/2 \ll V_{GS} - V_{TN}$$

Eq 3 is re-written:

$$I_D \approx \underbrace{\mu_n C_{ox}}_{K_n''} \frac{W}{L} (V_{GS} - V_{TN}) V_{DS} \quad (4)$$

$$\Rightarrow I_D \propto V_{DS}$$


The resistance of the FET in the triode zone is:

$$R_{ON} = \left[\frac{dI_D}{dV_{DS}} \right]_{V_{DS} \rightarrow 0}^{-1} \text{ p-point}$$

$$= \frac{1}{K_n' \frac{W}{L} (V_{GS} - V_{TN})} \quad (5)$$


Saturation of the i-v characteristics

i-v characteristics




when V_{DS} increases above triode region limit
 \Rightarrow saturation


PINCH-OFF REGION
(linear region) $V_{GS} > V_{TN}$



(just pinch-off) - Saturation



pinch-off for $V_{DS} > V_{GS} - V_{TN}$



Therefore, pinch-off occurs at $V_{DS} > V_{GS} - V_{TN}$ (6)

Substituting (6) \rightarrow (3):

$$I_D = \frac{K'_n}{2} \frac{W}{L} (V_{GS} - V_{TN})^2 \quad (7)$$

for $v_{DS} > (v_{GS} - v_{TN}) \geq 0$

square-law expression for the I_D -s current for the NMOS operation in the pinch-off region.

$$v_{DSAT} = v_{GS} - v_{TN}$$



TRANSCONDUCTANCE

$$g_m = \left. \frac{dI_D}{dV_{GS}} \right|_{Q\text{-point}} \quad (8)$$

where I_D is given in Eq. 7.

$$\begin{aligned} g_m &= K'_n \frac{W}{L} (V_{GS} - V_{TN}) \\ &= \frac{2I_D}{V_{GS} - V_{TN}} \end{aligned} \quad (9)$$

CHANNEL-LENGTH MODULATION



$$L_M = L + \Delta L$$

$$L = L_M - \Delta L$$

As V_{DS} increases above V_{DSAT} :

$\Delta L \rightarrow$ increases

$L \rightarrow$ decreases

Eq 7 can be re-written

$$I_D = \frac{k_n' W}{2 L} (V_{GS} - V_{TN})^2 (1 + \lambda V_{DS}) \quad (8)$$

λ = channel-length modulation parameter

$$0.001V^{-1} \leq \lambda \leq 0.10V^{-1}$$

It expresses how for increase in V_{DS} the drain current increases.

Transfer Characteristics

Besides the I_D - V characteristics (I_{DS} vs V_{DS}), we have the transfer characteristic curve. In this case, we plot I_{DS} vs V_{GS} .





Fig. 1
non-zero drain exists in the depletion region



we use ion implantation to build the n-channel. Then, we apply a negative voltage to the gate (G) to deplete the n-channel. (still conductive) (see Fig. 1.)
Applications: MOS logic circuits

PROBLEM SOLVING

ALGORITHM FOR Q-POINT

1. Assume a region of operation (most/ly saturation region)

$$V_{DS} > V_{GS} - V_{TN}$$

2. Find V_{GS} through circuit analysis


3. Use V_{GS} to calculate I_D through:

$$I_D = \frac{k_n}{2} (V_{GS} - V_{TN})^2$$

4. Use I_D to estimate V_{DS} through circuit
5. Check the validity of the operating region assumptions

Problems on MOSFETS

1) Constant Gate-Source Voltage Bias



$V_{GG} = 10V$ = establish a fixed gate-source bias

$$R_1 = 30K$$

$$R_2 = 70K$$

$$R_D = 100K \text{ (its value determines } I_D)$$

$$V_{DD} = 10V = \text{supplies current through } R_D.$$

$$V_{TN} = 1V$$

$$K_n = 25 \mu A/V^2$$

GOAL

Find the Q-point (I_{DS} , V_{DS})

Approach

1. Draw the Thevenin Equivalent Circuit
2. Follow the algorithm of the previous section


Again, make our assumptions:

The NMOS operates in the Saturation regime, so that

$$V_{DS} > V_{GS} - V_{TN}$$

$$V_{EQ} = \left(\frac{R_1}{R_1 + R_2} \right) V_{GG} = 3V$$

$$R_{EQ} = \frac{R_1 R_2}{R_1 + R_2} = 21K$$



Note: The circuit has been broken into two loops:
 The circuit ① will provide V_{DS} .
 Then, circuit ② will provide I_{DS}

Loop 1

$$V_{EQ} = I_G R_{EQ} + V_{GS} \quad (1)$$

$$\text{But } I_G = 0 \Rightarrow$$

$$V_{EQ} = V_{GS} = 3V \quad (2)$$

plug

$$\text{Again: } I_{DS} = \frac{\mu_n}{2} (V_{GS} - V_{TN})^2 \quad (\text{assume saturation})$$

$$= \frac{25 \times 10^{-6}}{2} \frac{\mu A}{V^2} (3-1)^2$$

$$= 50 \mu A \quad (3)$$

Loop 2

$$V_{DD} = I_{DS} R_D + V_{DS} \quad (4)$$

\Rightarrow

$$V_{DS} = V_{DD} - I_{DS} R_D \quad (5)$$

(now, plug I_{DS} from Eq 3. \rightarrow (5))

$$\Rightarrow V_{DS} = 10V - (50 \times 10^{-6}) A (10^5 \Omega) \\ = 5V$$

Therefore, the Q-point is -

$$(I_{DS}, V_{DS} = 50 \mu A, 5V)$$

Now, let's check if our assumption on saturation region operation, is correct or not.

$$V_{GS} - V_{TN} = 3V - 1V = 2V$$

$$\Rightarrow V_{GS} > V_{TN}$$

Also: $V_{DS} = 5V > V_{GS} - V_{TN} = 2V \Rightarrow$ saturation assumption correct

Problem 2


Solve Problem 1 using a load-line technique

$$V_{DD} = I_{DS} R_D + V_{DS} \quad (4)$$

$$10V = 10^5 I_{DS} + V_{DS}$$

$$\text{for } V_{DS} = 0 \Rightarrow I_{DS} = 100 \mu A$$

$$\text{for } I_{DS} = 0 \Rightarrow V_{DS} = 10V$$



Problem 3

FOUR RESISTOR BIASING : FIND THE Q-POINT

It provides enhanced stability.

The reason is that K_n , V_{TN} , I are not known with precision.

Also, resistor and power supply tolerances, & temperature & timing drifts of the components.

Idea: Use a single voltage source, V_{DD}

$$V_{DD} = 10V$$

$$R_1 = 100K$$


$$R_2 = 150K$$

$$R_D = 75K$$


$$R_S = 39K$$

$$V_{TN} = 1V$$


$$K_n = 25 \mu A/V^2$$



SPLIT VOLTAGE SOURCE TO TWO EQUIVALENT SOURCES, V_{DD} , V_{DDS}



Theremin Equivalent Circuit



check assumption about saturation:

$$V_{DS} = 6.08 \text{ V} > (V_{GS} - V_{TN}) = 1.66 \text{ V}$$

\Rightarrow assumption correct

$$P\text{-point} = (34.4 \mu\text{A}, 6.08 \text{ V})$$

$$\text{with } V_{GS} = 2.66 \text{ V}$$

$$\begin{aligned}
 V_{Eq} &= \left(\frac{R_1}{R_1 + R_2} \right) (V_{DD}) \\
 &= \frac{100K}{100K + 150K} \\
 &= 4V
 \end{aligned}$$

$$\begin{aligned}
 R_{Eq} &= R_1 // R_2 = \frac{R_1 R_2}{R_1 + R_2} \\
 &= \frac{100K \times 150K}{100K + 150K} \\
 &= 60K
 \end{aligned}$$

loop 1

$$V_{Eq} = I_G R_{Eq} + V_{GS} + (I_G + I_D) R_S \quad (1)$$

loop 2

$$V_{DD} = I_D R_D + V_{DS} + (I_G + I_D) R_S \quad (2)$$

$$R_u + I_G = 0 \quad (3)$$

$$V_{Eq} = V_{GS} + I_D R_S \quad (4)$$

$$V_{DD} = I_D (R_D + R_S) + V_{DS} \quad (5)$$

Again, assume that the transistor operates in the saturation region

Find V_{GS}

$$V_{EP} = V_{GS} + I_D R_S \quad (4)$$

It can be re-written as:

$$V_{EP} = V_{GS} + \frac{k_n R_S}{2} (V_{GS} - V_{TN})^2 \quad (5)$$

and $V_{GS}^2 + 0.05 V_{GS} - 7.21 = 0$

$$V_{GS} = \pm 2.66 \text{ V}$$

$-2.66 \leq V_{TN} < 1 \text{ V} \Rightarrow$ cut-off region
 \Rightarrow rejected

so $V_{GS} = 2.66 \text{ V}$ is accepted

Therefore, $I_{DS} = \frac{k_n}{2} (V_{GS} - V_{TN})^2$

from Circuit 2 $= 34.4 \mu\text{A}$

Find V_{DS}

$$V_{DD} = 10 \text{ V} = I_D R_D + V_{DS} + I_D R_S + \cancel{I_D R_S} \quad 0$$


$$= I_D (R_D + R_S) + V_{DS}$$

$$\begin{aligned} V_{DS} &= V_{DD} - I_D (R_D + R_S) \\ &= 10 \text{ V} - (34.4 \mu\text{A}) (75 \text{ K} + 39 \text{ K}) \\ &= 6.08 \text{ V} \end{aligned}$$

Problem 4

Design the dc bias of a MOSFET circuit to produce a specific drain voltage V_{DS} , under the following conditions:

Choose R_1 & R_2 such that the current in the bias resistors is $\frac{1}{2}$ of I_D ($I_D = 0.5 \text{ mA}$).



note: $k_n = k_n' \frac{W}{L}$

$$I_D = \frac{k_n}{2} (V_{GS} - V_{TN})^2$$

$$= \frac{k_n'}{2} \frac{W}{L} (V_{GS} - V_{TN})^2$$

$$0.5 \text{ mA} = \frac{0.080 \text{ mA}}{2} \times 4 \times (V_{GS} - 2)^2$$

which yields

$$V_{GS} = 3.77\text{V}$$

Now we must find R_1, R_2 .

$$R_1 + R_2 = \frac{10\text{V}}{0.05 \text{ mA}} = 200 \text{ K}\Omega$$

$\frac{1}{10} 0.5 \text{ mA}$

Now, let's calculate V_{GS}

$$V_{GS} = V_G - V_S$$

$$= \left(\frac{R_2}{R_1 + R_2} \right) \underbrace{10V}_{V_{DD}} - I_D R_S$$

$$\Rightarrow 3.77 V = \left(\frac{R_2}{200 K} \right) (10V) - (0.5 mA) (2K)$$

$$\text{So } R_2 = 95.4 K$$

$$R_1 = \underbrace{200 K - 95.4 K}_{R_1 + R_2} = 104.6 K$$

Now, let's find V_{DS} :

$$V_{DD} = I_D R_D + V_{DS} + R_S I_D$$

$$\begin{aligned} \Rightarrow V_{DS} &= V_{DD} - I_D R_D - R_S I_D \\ &= 10V - \underbrace{5V}_{0.5 mA \times 5K} - 1V \\ &= 4V \end{aligned}$$

Verification:

$$V_{DS} > V_{GS} - V_{TN}$$

$$4V > 3.77 - 2 = 1.77V$$


\Rightarrow saturation regime

JFET'S (Junction Field-Effect Transistor)

No need for insulating oxide.

It utilizes pn-junctions

Applications: integrated } circuit
discrete } design
Analog } Applications
RF }



No applied bias:

resistive channel between Source & Drain

Application of a reverse bias:

Depletion zone increases (channel resistance increases)

$\Rightarrow I_G \approx 0 = \text{saturation current}$

Principles of Operation

Change the resistance of the channel region by changing the physical width of the channel through modulation of the depletion zone.

When operated in the linear zone, JFET is a voltage controlled resistor.

$$R_{CH} = \frac{\rho}{t} \frac{L}{W}$$


where ρ = resistivity of channel ($\Omega\text{-cm}$)

L = channel length


W = channel width between the pn junction depletion regions

t = depth of channel into the paper.


in general, $I_{DS} = \frac{V_{DS}}{R_{CH}}$




JFET with Bias Applied



$$V_P < V_{GS} < 0$$







$V_{GS} = V_P < 0$ (more negative values of V_{GS})
channel pinch-off



$R \rightarrow \infty$ (conductive channel completely disappears)

JFET with DRAIN-SOURCE BIAS





n-channel

$I_G \approx 0$ for $V_{GS} \leq 0$ (this holds for any reason)

cut off region

$I_{DS} = 0$ for $V_{GS} \leq V_P$ ($V_P < 0$)

Linear Region

$$I_{DS} = \frac{2I_{DSS}}{V_P^2} \left(V_{GS} - V_P - \frac{V_{DS}}{2} \right) V_{DS}$$

for $V_{GS} - V_P \geq V_{DS} \geq 0$

Saturation Region

$$I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 (1 + \lambda V_{DS})$$


for $V_{DS} \geq V_{GS} - V_P \geq 0$

where:

$$I_{DSS} = \frac{\kappa_n}{2} V_P^2$$

By referring to the saturation region (pinch-off)

Transfer characteristics for JFET operating in Pinch-off



V_p = pinch-off voltage
At $V_{GS} = 0$ $I_{DSS} = 1\mu A$

$I_{DSS} = 1\mu A$ (max current, under normal operating conditions, because gate diode reverse bias for $V_{GS} \leq 0$).

I-V characteristics $V_{GS} = 0$

