

# **Lecture : 14-16 Applications for Carbon Nanotubes: Transistors**

## **Lecture subset- Handouts**

# Potential Applications for Carbon Nanotubes

2







- Interconnect
- Field emission
- STM/AFM tip
- Memory
- Sensors
- Transistor

# Nanotube Technology ?

Plenty of room for improvement !


No new architecture !

How do you get from here to there?



Ref. P. Wong, IBM





## Logic Circuits with Carbon Nanotube Transistors

Adrian Bachtold,\* Peter Hadley, Takeshi Nakanishi, Cees Dekker†

We demonstrate logic circuits with field-effect transistors based on single carbon nanotubes. Our device layout features local gates that provide excellent capacitive coupling between the gate and nanotube, enabling strong electrostatic doping of the nanotube from  $p$ -doping to  $n$ -doping and the study of the nonconventional long-range screening of charge along the one-dimensional nanotubes. The transistors show favorable device characteristics such as high gain ( $> 10$ ), large on-off ratio ( $> 10^5$ ), and room-temperature operation. Importantly, the local-gate layout allows for integration of multiple devices on a single chip. Indeed, we demonstrate one-, two-, and three-transistor circuits that exhibit a range of digital logic operations, such as an inverter, a logic NOR, a static random-access memory cell, and an ac ring oscillator.

## Field-Modulated Carrier Transport in Carbon Nanotube Transistors

J. Appenzeller,<sup>1</sup> J. Knoch,<sup>2</sup> V. Derycke,<sup>1</sup> R. Martel,<sup>1</sup> S. Wind,<sup>1</sup> and Ph. Avouris<sup>1</sup>


<sup>1</sup>IBM T. J. Watson Research Center, Yorktown Heights, New York 10598

<sup>2</sup>Massachusetts Institute of Technology, Cambridge, Massachusetts 02139

(Received 2 April 2002; published 29 August 2002)

We have investigated the electrical transport properties of carbon nanotube field-effect transistors as a function of channel length, gate dielectric film thickness, and dielectric material. Our experiments show that the bulk properties of the semiconducting carbon nanotubes do not limit the current flow through the metal/nanotube/metal system. Instead, our results can be understood in the framework of gate and source-drain field induced modulation of the nanotube band structure at the source contact.


# Carbon Nanotube: With Independent Gate




# Process Flow

- AI
- Na
- Sim  
fro
- AT
- Co
- Co  
fak






# Log I-V $10^5$ $I_{\text{ON}}/I_{\text{OFF}}$





# Linear V-I



# Transistors Metrics: How does CNT compare?


- Leakage
- Drive Current
- Overlap capacitance
- External resistance

# Ambipolar Conduction

- Sc
- He
- Ex
- thi
- Fo
- un
- Mo
- La




# Unexpected Scaling Behavior



Higher ?

# Does Contacts to a MOSFET Pass Both Holes and Electrons


13



Draw Band Diagram nMOSFET +  $V_G$  and  $-V_G$



# Qualitative Transport Description




J. Appenzeller, PRL, 2002


# Key Takeaways

- Si MOSFET
  - Ohmic metal contacts to source/drain of Si-MOSFET
  - Heavy doping creates very thin tunneling barrier
  - Source/drain only pass one carrier type (hole in P+ or electrons in N+)
  - $I_{DS}$  saturates for Si MOSFET due to pinch-off (CNT-FET saturation attributed to same effect). WRONG
- CNT-FET
  - Difficult to create an ideal Ohmic CN metal contact
  - Intrinsic tube properties DO NOT limit device characteristics
  - Extraction of bulk nanotube related parameters e.g. mobility from I-V not justified
  - I-V controlled by existence of Schottky barriers at nanotube
  - Schottky barriers respond to applied electric field
  - Transmission probability for tunneling through the source Schottky barrier increases with decreasing barrier thickness
  - Leads to exponential “turn on” with gate voltage like MOSFET
  - CNT FET current modulated by both gate and S/D voltage

# Define: Work Function, Electron Affinity




# Energy Band Diagram of Schottky Barrier



Shur, Physics of Semiconductor Devices




# Energy Band Diagram of Schottky Barrier





Shur, Physics of Semiconductor Devices





# I-V Curves



# $R_{EXT}$ In A MOSFET



K. K. Ng,  
1986.



Is a better switch (i.e. carbon nanotude) is the issue for microelectronics?

DRAM ½ PITCH (nm)	130	100	80	65	45	32	22
MPU / ASIC ½ PITCH (nm)	150	107	80	65	50	35	25
MPU PRINTED GATE LENGTH (nm)	90	65	45	35	25	18	13
Physical gate length high-performance (HP) (nm)	65	45	32	25	18	13	9
Equivalent physical oxide thickness for high-performance $t_{eq}$ (EOT) (nm)	1.3-1.6	1.1-1.6	0.8-1.3	0.6-1.1	0.5-0.8	0.4-0.6	0.4-0.5
Gate depletion and inversion layer quantum effects electrical thickness adjustment factor (nm)	0.8	0.8	0.8	0.5	0.5	0.5	0.5
$t_{ox}$ electrical equivalent (nm)	2.3	2.0	1.9	1.4	1.2	1.0	0.9
Nominal power supply voltage ( $V_{dd}$ ) (V)	1.2	1.0	0.9	0.7	0.6	0.5	0.4
Nominal high-performance NMOS sub-threshold leakage current, $I_{sd,leak}$ (at 25°C) ( $\mu A/\mu m$ )	0.01	0.07	0.3	1	3	7	10
Nominal high-performance NMOS saturation drive current $I_D$ (at $V_D$ , at 25°C) ( $\mu A/\mu m$ )	900	900	900	900	1200	1500	1500
Drain extension $x_j$ (nm)	27-45	19-31	13-22	10-17	7-12	5-9	4-6
Maximum drain extension sheet resistance (PMOS)( $\Omega/sq$ )	400.0	550.0	770.0	760.0	830.0	940.0	1210.0
Contact (nm)	48-95	33-66	24-47	18-37	13-26	10-19	7-13
Silicide thickness (nm)	35.8	24.8	17.6	13.8	9.9	7.2	5.0
Contact silicide sheet $R_{contact}$ ( $\Omega/sq$ )	4.2	6.1	8.5	10.9	15.2	21.0	30.3
Contact maximum resistivity ( $\Omega/sq^2$ )	4.10E-07	2.70E-07	1.80E-07	1.10E-07	6.40E-08	3.80E-08	2.40E-08
Parasitic source/drain resistance ( $R_{SD}$ ) ( $\Omega\text{-}\mu m$ )	190	180	180	140	110	90	80
Parasitic source/drain resistance ( $R_{SD}$ ) percent of ideal channel resistance ( $V_D/I_D$ )	16 %	17 %	19 %	20 %	25 %	30 %	35 %
High-performance NMOS device delay time $\tau$ (ps)	1.6	1.1	0.83	0.68	0.39	0.22	0.15
Energy per ( $w/L = 3$ ) device switching transition (fJ)	0.347	0.137	0.065	0.032	0.015	0.007	0.002
Static power dissipation per ( $w/L = 3$ ) device (W/device)	5.6E-09	1.0E-08	2.6E-08	5.3E-08	9.7E-08	1.4E-07	1.1E-07

Manufacturable solutions exist, and are being optimized


Manufacturable solutions are known

Manufacturable solutions are NOT known

**Table 2:** Requirements for high performance logic (MPU, ASIC) and for memory (DRAM) applications taken from the International Technology Roadmap for Semiconductors 2001 [9]. MPU is the Micro Processor Unit and ASIC is a Application Specific Integrated Circuit. The pitch size denotes the closest distance of metal lines in the first metal layer and EOT the equivalent oxide thickness

In order to increase the IC package density, the CMOS transistor is shrinking in all dimensions. According to Tab. 2 the half pitch size also known as the “technology node” is shrinking as well as the gate length, the dielectric thickness and the junction depth.

# Simulation CNT-FET



Jing Guo

# CNT-FET For Different Metal $X_M$






Fig. 4.  $I_D$  versus  $V_G$  for thick gate oxide (the oxide thickness  $t_{ox} = 40$  nm and dielectric constant  $\epsilon = 25$ ). The channel length is 100 nm. The SB height for electrons is  $\phi_{bn} = 0$  (the solid-dash lines) and  $\phi_{bn} = E_g/2$  (the solid lines). A (25,0) nanotube (with a diameter  $d = 2.0$  nm and  $E_g = 0.43$  eV) is used as channel.





(a)

Jing Guo




(b)

# Lecture 16: References

## Logic Circuits with Carbon Nanotube Transistors

Adrian Bachtold,<sup>\*</sup> Peter Hauley, Takeshi Nakanishi, Cees Dekker<sup>†</sup>

We demonstrate logic circuits with field-effect transistors based on single carbon nanotubes. Our device layout features local gates that provide excellent capacitive coupling between the gate and nanotube, enabling strong electrostatic doping of the nanotube from  $p$ -doping to  $n$ -doping and the study of the nonconventional long-range screening of charge along the one-dimensional nanotubes. The transistors show favorable device characteristics such as high gain ( $>10$ ), a large on-off ratio ( $>10^5$ ), and room-temperature operation. Importantly, the local-gate layout allows for integration of multiple devices on a single chip. Indeed, we demonstrate one-, two-, and three-transistor circuits that exhibit a range of digital logic operations, such as an inverter, a logic NOR, a static random-access memory cell, and an ac ring oscillator.



Chapter 19 book

## Field-Modulated Carrier Transport in Carbon Nanotube Transistors

J. Appenzeller,<sup>1</sup> J. Knoch,<sup>2</sup> V. Derycke,<sup>1</sup> R. Martel,<sup>1</sup> S. Wind,<sup>1</sup> and Ph. Avouris<sup>1</sup>

<sup>1</sup>IBM T. J. Watson Research Center, Yorktown Heights, New York 10598

<sup>2</sup>Massachusetts Institute of Technology, Cambridge, Massachusetts 02139

(Received 2 April 2002; published 29 August 2002)


We have investigated the electrical transport properties of carbon nanotube field-effect transistors as a function of channel length, gate dielectric film thickness, and dielectric material. Our experiments show that the bulk properties of the semiconducting carbon nanotubes do not limit the current flow through the metal/nanotube/metal system. Instead, our results can be understood in the framework of gate and source-drain field induced modulation of the nanotube band structure at the source contact.

# Papers Contributions


## Logic Circuits with Carbon Nanotube Transistors

Adrian Bachtold,\* Peter Hadley, Takeshi Nakanishi, Cees Dekker†

- Integration of molecule components
- Local gate layout: independent control of gates
- 3 transistor circuit demonstrated
- Demonstrated inverter, NOR, SRAM
  - AND, OR, NAND, XOR could also be demonstrated
- Use Resistor-Transistor Logic:
  - 0 to -1.5V
  - Off chip 100M ohms resistor




# 1<sup>st</sup> Inverter




Logic Circuits with Carbon Nanotube Transistors



# Resistance of CNT (when “ON”)?




# Two CNT-FET Connected Together




Logic Circuits with Carbon Nanotube Transistors

# NOR



# SRAM




Logic Circuits with Carbon Nanotube Transistors

# Statements From Book

- “The realization of simple logic circuits represents a giant step towards the integration of carbon nanotubes”
- “This proof of their operation further enhances the thrust in driving CNT technology forward”
- “Noted only build out of P-type transistors”

Text book p494

# N and P FET Inverter Demonstrated




**Figure 32:** Intramolecular complementary CNTFET gate made by an n-type and p-type CNTFET in series, operated by a common back-gate. Complementary transistors are produced from one single nanotube by doping the section which is not covered by the PMMA resist with potassium (after [63]).

Avouris, Nano Letters 2001




# CNT P-FET Converted to N-FET




**Figure 27:** Inversion of the conductivity type of a semiconducting carbon nanotube. As displayed by the insert the starting device was a p-type CNT-FET. After exposure to potassium vapor, the conductivity type was reversed with current flowing for positive gate voltages (after [63]).

# Consistent with Schottky Barriers Transport Description?



J. Appenzeller, PRL, 2002

# CNT-IV



**Figure 33:** Input-output characteristic of a complementary CNTFET gate. The output voltage switches from logical 1 to 0 as the input voltage changes from negative to positive values. Red circles represent the data of five measurements on the same device. The blue line is the average of this measurements indicating a voltage gain  $> 1$  (straight line).

# Benchmark CNT-FET to Si-MOSFET

APPLIED PHYSICS LETTERS


VOLUME 80, NUMBER 20

## Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes

S. J. Wind,<sup>a)</sup> J. Appenzeller, R. Martel, V. Derycke, and Ph. Avouris  
 IBM T. J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York 10598

(Received 24 January 2002; accepted for publication 3 April 2002)

We have fabricated single-wall carbon nanotube field-effect transistors (CNFETs) in a conventional metal-oxide-semiconductor field-effect transistor (MOSFET) structure, with gate electrodes above the conduction channel separated from the channel by a thin dielectric. These top gate devices exhibit excellent electrical characteristics, including steep subthreshold slope and high transconductance, at gate voltages close to 1 V—a significant improvement relative to previously reported CNFETs which used the substrate as a gate and a thicker gate dielectric. Our measured device performance also compares very well to state-of-the-art silicon devices. These results are observed for both *p*- and *n*-type devices, and they suggest that CNFETs may be competitive with Si MOSFETs for future nanoelectronic applications. © 2002 American Institute of Physics. [DOI: 10.1063/1.1480877]






# Benchmark CNT to Si MOSFET

	<i>p</i> -type CNFET	Ref. 59	Ref. 60
Gate length (nm)	260	15	50
Gate oxide thickness (nm)	15	1.4	1.5
$V_t$ (V)	-0.5	$\sim -0.1$	$\sim -0.2$
$I_{ON}$ ( $\mu A/\mu m$ ) ( $V_{ds} = V_{gs} - V_t \approx -1$ V)	2100	265	650
$I_{OFF}$ (nA/ $\mu m$ )	150	< 500	9
Subthreshold slope (mV/dec)	130	$\sim 100$	70
Transconductance ( $\mu S/\mu m$ )	2321	975	650

**Table 1:** Comparison of most important transistor data for a *p*-type CNTFET and two advanced Si-MOSFETs (reproduced from [65]).


(59) AMD IEDM 2001, (60) Intel 2001

# Ring Oscillator: Benchmark?






# Compare CNT to Si MOSFET




Source: CMOS VLSI Design Weste/Harris

# Compare CNT to Si MOSFET




Source: CMOS VLSI Design Weste/Harris

# Overlap Capacitance




**FIGURE 5.17.** Schematic diagram showing the three components of the gate-to-diffusion overlap capacitance.

Taur, Ning, Modern VLSI Devices




**FIG 2.14** Capacitances of an MOS transistor





**FIG 2.10** Overlap capacitance


# Miller Capacitance Difference



(Planar)



**Double-gate (e.g. FINFET)**




**Tri-gate**



# Next Time: CNT as Memory Applications

- 1<sup>st</sup> semiconductor applications

A screenshot of the Nantero website. The background is dark with a faint image of a person in a lab coat and safety goggles. In the top left, there are three overlapping spheres in green, purple, and blue. The word "NANTERO" is written in large, white, sans-serif capital letters. To the left of the main text, there is a vertical navigation menu with green circular icons next to the following links: HOME, ABOUT US, PRODUCTS, PARTNERSHIPS, CONTACT US, PUBLICATIONS AND PRESS, and JOB OPENINGS. The main text area on the right contains a paragraph about Nantero's technology and its goal to replace existing memory technologies with NRAM™. At the bottom of the main text area, it says "Nantero will license complete packages to enable".

**NANTERO**

HOME  
ABOUT US  
PRODUCTS  
PARTNERSHIPS  
CONTACT US  
PUBLICATIONS AND PRESS  
JOB OPENINGS

Nantero is a nanotechnology company using carbon nanotubes for the development of next-generation semiconductor devices. These devices include memory, logic, and other semiconductor products. In the field of memory, Nantero is developing **NRAM™**, a high-density nonvolatile Random Access Memory. The company's objective is to deliver a product that will replace all existing forms of memory, such as DRAM, SRAM and flash memory, with NRAM™ serving as universal memory. The potential applications for the nonvolatile memory Nantero is developing are extensive and include the ability to enable instant-on computers and to replace the memory in devices such as cell phones, MP3 players, digital cameras, and PDAs, as well as applications in the networking arena. NRAM™ can be manufactured for both standalone and embedded memory applications.

Nantero will license complete packages to enable

# Operation

