FIELD EFFECT TRANSISTORS (FET'S)

1. Metal-Oxide FET's (MOSFET'S)

most successful transistors, (NMOS, PMOS)


Applications: high density VLSI chips

microprocessors

memories


p-channel Mos (PMOS) -> first devices for jabrication

M-channel Mos (NMOS) -> greater performance



Mos enhancement node mode

D = Drain
S = Source
2 JFET's! based on Pn junction structure



Source & Prain regions form pu Junction with p-type material.


pn junction reversed blased all time to keep isolation between the junctions of adjoicent MOS transistors—

> VB < Vs, Vo to ensure reverse bias

Length of channel region < 1 mm

tox = oxide thickness & 400 Ao

w = width of channel



TRIODE REGION CHARACTERISTICS LD= My COX W (VG5- YTN-VOS) VOS (1) where:

mobity [(m²/V,5] C'ox = Ex/Tox = oxide capacitance, per unit area [F/cm2] Eox = oxide permitivity Tox = oxide thickness [cm] W= channel width [m] Eq(1) holds under: import ant VG5- VTN 7/ VP5 7,0 criterion For silicon dioxide, E = 3.96. where Eox = 8.854 x 10-14 F/cm Eq 1 can be re-written:

For silicon dioxide, & 3.960
where Eox = 8.854x10-14 F/cm

Eq 1 can be re-written:

LD = Kn (VGS-VTN-VDS) VDS (2)

where Kn = Kn L

Kn = Kn Cox

Kn = Mn Cox

Kn = Kn = tranconductance paroimeters

(A/V2)

Eq (2) can be re-written as:

Eq (2) can be re-written as:

(3)

Lo = Kn W (VGS-VTN-VDS) VDS

ON RESISTANCE (in the triode zone of operation L-v characteristics

Based on Eq 3, the region are: the triode in

ASSUME: YTN = 1 V

VTN = 1V linear region of ope-12 n = 250 pa/v² ration (friode mode)


for small Vos voltages where vos/2 << v_{GS}-v_{TN} εq 3 is re-written:


LD = MICOX W (VGS VIN) VDS
(4) => Lp & Vos


The resistance of the FET in the triode zone is:

> RON = [dio | P-point = 1 (5)

Saturation of the i-v characteristics







Transfer Characteristics

Besides the 1-V characteristics (los 45 Vos).

we have the transfer characteristic curve. In this case, we plot Los V.s VGS.

los (ma)

o Vini-que (Vini+2V)

-50


-2

o Vini-que (Vini+2V)

-30

Tig. 1

The depletion Vegion



a negative voltage to the gate (G) to deplete the n-channel. (Still conductive) to deplete the n-channel. (See Fig. 1.)

Application 5: MOS LOGIC GIR CUITS

PROBLEM SOLVING

Assume a region of operation (mostly safteration of operation) ALGORITHM FOR Q-POINT V +5 >> V G 5 - V TN

2. Find V65 through circuit analysis

3. Use VGs to contante I b through

Ip= Km (Vos-VTN)2

4. Use Ip to estimate vos through region assumptions. Check the validity of the operating region assumptions. to estimate VDS through circuit

Problems on MOSFETS

1) Constant Gate-Source Voltage Bias

GOAL

Approach

1. Draw the Therenin Equivalent Circuit
2. Follow the algorithm of the previous section
Again, make our assumptions:
The NMOS operates in the Saturation
regime, so that
Vos >, Vas-VIN

$$V_{eq} = \left(\frac{R_1}{R_1 + R_2}\right) V_{eq} = 3V$$

$$R_{eq} = \frac{R_1 R_2}{R_1 + R_2} = 2 | K$$

$$R_{eq} = \frac{R_1 R_2}{R_1 + R_2} = 2 | K$$

$$R_{eq} = \frac{R_1 R_2}{R_1 + R_2} = 2 | K$$

$$R_{eq} = \frac{R_1 R_2}{R_1 + R_2} = 2 | K$$

$$R_{eq} = \frac{R_1 R_2}{R_1 + R_2} = 2 | K$$

$$R_{eq} = \frac{R_1 R_2}{R_1 + R_2} = 2 | K$$

$$R_{eq} = \frac{R_1 R_2}{R_1 + R_2} = 2 | K$$

$$R_{eq} = \frac{R_1 R_2}{R_1 + R_2} = 2 | K$$

$$R_{eq} = \frac{R_1 R_2}{R_1 + R_2} = 2 | K$$

$$R_{eq} = \frac{R_1 R_2}{R_1 + R_2} = \frac{R_1 R_2}{R_2} = \frac{R_1 R_2}{R_1 + R_2} = \frac{R_1 R_2}{R_2} = \frac{R_1 R_2}{R_1 + R_2} = \frac{R_1 R_2}{R_2} = \frac{R_1 R$$

Note: The circuit has been broxeninto two loops:
The circuit (1) will be provide. Vps.
Then, circuit (2) will be provide Ips

$$V_{\varepsilon Q} = I_{G} R_{\varepsilon Q} + V_{GS} \qquad (1)$$

$$Ru + I_{G} = 0 \Rightarrow \gamma$$

$$V_{\xi \varphi} = V_{GS} = 3V$$
 (2)

Again: $I_{DS} = \frac{\mu_M}{2} \left(V_{GS} - V_{TN} \right)^2 \left(\frac{assume}{saturation} \right)$ $= \frac{25 \times 10^{-6}}{2} \frac{\mu_A}{v^2} \left(3 - 1 \right)^2$

Loop 2

Now, let's check if our assumption on Saturation region operation, is correct or not.

PROBLEM 2

Solve tor for SOI 101 50 45 VDD= IDBRATVAS Problem 1 rusing a load-line technique G VPS=0=> Ins- 100/mf = 10 Ips + Vps IPS:00 VOS= 10V Prople 2 101 V65 = 3V

Problem 3

FOUR RESISTOR BIASING: FIND THE O-POINT

It provides enhanced stability.

The reason is that Kn, VTN, I are not known with precision.

Also, resistor and power supply tolerances,
of temperature of timing drifts of
the components.

Idea; Use a single rottage souve, Vop


V_{DD=} 10V D₁₌ 100 K R₂₌ 150 K


Rp = 75 K

R5 = 39 K

YTN= 1V

Kn = 25 ma/v2





Check = 6.08 V>(V6-4TN) =1.660 assumption about saturation:

U- point = シュナム assumption correct V65 = 2.66Y (34.4 LA, 6.08 V)

$$V_{Eq} = \left(\frac{R_1}{R_{1+}R_2}\right) \left(V_{PP}\right)$$

$$= \frac{100K}{100K + 150K}$$

$$= 4V$$

$$R_{eq} = R_{1}/R_{2} = \frac{R_{1}R_{2}}{R_{1}+R_{2}}$$

$$= \frac{100K \times 150K}{100K + 150K}$$

$$= 60K$$

200p 1

$$V_{Ep} = I_{G}R_{Ep} + V_{GS} + (I_{G}I_{D})R_{S}$$

$$(1)$$

$$loop 2$$

$$V_{DD} = I_{D}R_{D} + V_{DS} + (I_{G} + I_{D}) R_{S}$$
 (2)

$$V_{EP} = V_{GS+} I_{\sigma} R_{S}$$

$$(3)$$

$$(4)$$

$$V_{EP} = V_{GS+} I_{o}R_{S}$$

It can be re-written as:
$$V_{EP} = V_{GS} + \frac{v_{n}R_{S}}{2} (V_{GS-}V_{TN})^{2} (S)$$

and
$$V_{GS}^{2} + 0.05V_{GS} - 7.21 = 0$$

$$V_{GS} = \frac{1}{2}.66 V$$

$$-2.66 \le V_{TN} \le |V| \Rightarrow \text{ cut-off region}$$

$$\Rightarrow \text{ vejected}$$

So $V_{GS} = 2.66 V$ is accepted

Therefore, $I_{OS} = \frac{k_{n}}{2} (V_{GS-} V_{TN})^{2}$

From Circuit 2

$$I_{OR}(R_{O} + R_{S}) + V_{OS}$$

$$= I_{O}(R_{O} + R_{S}) + V_{OS}$$

$$= I_{OV} - (34.4 + A) (75 K + 39 K)$$

$$= 6.08 V$$

Problem 4

Design the de bias of a MOSFET circuit to produce a specific drain rollage Vos, under the following conditions:

choose Ri & R2 such that the current in the in the line bias resistors is \frac{1}{2} of Io (ID=0.5 mA).

bias resistors is
$$\frac{1}{2}$$
, of $10(1) = 0.5$ and).

R₁
 $V_{\sigma p} = 10V$
 $V_{\sigma p} = 10K$
 $V_{\sigma p} = 10K$
 $V_{\sigma p} = 2V$
 $V_{\sigma h} = 2V$

Now, lets calculate VGS

=7
$$3.77 V = \left(\frac{R_2}{200 \, \text{K}}\right) (10 \, \text{V}) - (0.5 \, \text{mA}) (2 \, \text{K})$$

So
$$R_2 = 95.4 \text{ K}$$

 $R_1 = 200 \text{ K} - 95.4 \text{ K} = 104.6 \text{ K}$
 $R_1 + R_2$

$$= V_{DD} - I_{D}Q_{D} - R_{S}^{\dagger}D$$

$$= 10V - 5V - 1V$$

$$= 0.5 \text{mAx5K}$$

$$= 4V$$

JFET'S (Junction Field-Effect Transiston)

No need for insulating oxide. It utilizes pn-junctions Applications: integrated? circuit discrete J design 3 Applications

No applied bias:

resistive channel between Source & Prain

Application of a reverse bias:

Depletion zone increases (channel resistance)

The contraction current

The contraction current

Principles of Operation

Change the resistance of the channel region by changing the physical width of the channel through modulation of the depletion zone.

When operated in the linear zone,

JFGT 15 a voltage controlled resistor.

D P L


 $R_{cH} = \frac{P}{t} \frac{L}{W}$


where L= channel length


W = channed width between the pn Junction depletion regions

t = depth of chamel into the paper.

in general, Lps = $\frac{V_{PS}}{R_{ch}}$







los =
$$\frac{2I_{PSS}}{V_{P}^{2}} \left(V_{GS} - V_{P} - \frac{V_{PS}}{2} \right) V_{PS}$$

for $V_{GS} - V_{P} > V_{PS} > 0$


Saturation Region

LPS = LPSS
$$\left(1 - \frac{V_{GS}}{V_P}\right)^2 \left(1 + 2V_{PS}\right)$$

For $V_{PS} \geq V_{GS} - V_{PS}$

where:
$$I_{DSS} = \frac{\kappa_n}{2} V_p^2$$

By referring to the saturation region (Pinch-off) (Pinch-off) (Pinch-off) (Pinch-off) (Pinch-off)



I pss=1µA (max current, under normal operating conditions, because gate diode revese bias for VGS 50.

