

Integrated Matrix Extension ISA

Proposal G

Erich Focht (Openchip)

Building on «Proposal A» with Marc Casas (BSC)

With contributions from Philipp Tomsich (VRULL)

MATRIX IN MEMORY


 $\begin{array}{c} X_{0}^{0} \quad X_{0}^{1} \quad X_{0}^{2} \quad X_{0}^{3} \quad X_{0}^{4} \quad X_{0}^{5} \quad X_{0}^{6} \quad X_{0}^{7} \quad X_{0}^{8} \quad X_{0}^{9} \quad X_{0}^{10} \quad X_{0}^{11} \quad X_{0}^{12} \quad X_{0}^{13} \quad X_{0}^{14} \quad X_{0}^{15} \quad X_{0}^{16} \quad X_{0}^{17} \quad X_{0}^{18} \quad X_{0}^{19} \quad X_{0}^{10} \quad X_{0}^{11} \quad X_{0}^{12} \quad X_{0}^{13} \quad X_{0}^{14} \quad X_{0}^{15} \quad X_{0}^{16} \quad X_{0}^{17} \quad X_{0}^{18} \quad X_{0}^{19} \quad X_{0}^{10} \quad X_{0}^{11} \quad X_{0}^{12} \quad X_{0}^{12} \quad X_{0}^{12} \quad X_{0}^{12} \quad X_{0}^{22} \quad X_{0}^{23} \quad X_{0}^{24} \quad X_{0}^{25} \quad X_{0}^{26} \quad X_{0}^{7} \quad X_{0}^{28} \quad X_{0}^{9} \quad X_{0}^{10} \quad X_{0}^{11} \quad X_{0}^{11$




MATRIX IN MEMORY

 $\begin{array}{c} X_{0}^{0} \ X_{0}^{1} \ X_{0}^{2} \ X_{0}^{3} \ X_{0}^{4} \ X_{0}^{5} \ X_{0}^{6} \ X_{0}^{7} \ X_{0}^{8} \ X_{0}^{9} \ X_{0}^{10} \ X_{0}^{11} \ X_{1}^{12} \ X_{1}^{13} \ X_{0}^{14} \ X_{0}^{15} \ X_{0}^{16} \ X_{0}^{17} \ X_{0}^{18} \ X_{0}^{19} \ X_{0}^{20} \ X_{0}^{21} \ X_{0}^{22} \ X_{0}^{23} \ X_{0}^{24} \ X_{0}^{25} \ X_{0}^{26} \ X_{0}^{27} \ X_{0}^{28} \ X_{0}^{29} \ X_{0}^{20} \ X_{0}^{31} \\ X_{1}^{1} \ X_{1}^{1} \ X_{1}^{1} \ X_{1}^{1} \ X_{1}^{1} \ X_{1}^{1} \ X_{1}^{18} \ X_{1}^{19} \ X_{1}^{10} \ X_{1}^{11} \ X_{1}^{12} \ X_{1}^{21} \ X_{1}^{11} \ X_{1}^{15} \ X_{1}^{16} \ X_{1}^{17} \ X_{1}^{18} \ X_{1}^{19} \ X_{2}^{22} \ X_{2}^{22} \ X_{2}^{22} \ X_{2}^{22} \ X_{2}^{24} \ X_{2}^{25} \ X_{2}^{26} \ X_{2}^{77} \ X_{1}^{28} \ X_{2}^{29} \ X_{2}^{30} \ X_{2}^{31} \\ X_{2}^{0} \ X_{1}^{12} \ X_{1}^{22} \ X_{1}^{21} \ X_{1}^{22} \ X_{1}^{21} \ X_{1}^{22} \ X_{1}^{22} \ X_{2}^{22} \ X_$

stride 1 access direction



row-major order




column-major order



Matrix in memory – FP32

 $\begin{array}{c} x_{0}^{0} \quad x_{0}^{1} \quad x_{0}^{2} \quad x_{0}^{3} \quad x_{0}^{4} \quad x_{0}^{5} \quad x_{0}^{6} \quad x_{0}^{7} \quad x_{0}^{8} \quad x_{0}^{9} \quad x_{0}^{10} \quad x_{0}^{11} \quad x_{0}^{12} \quad x_{0}^{13} \quad x_{0}^{14} \quad x_{0}^{15} \quad x_{0}^{15} \quad x_{0}^{17} \quad x_{0}^{18} \quad x_{0}^{19} \quad x_{0}^{20} \quad x_{0}^{21} \quad x_{0}^{22} \quad x_{0}^{$

VLEN=256






Matrix in memory – FP32


 $\begin{array}{c} x_{0}^{0} \quad x_{0}^{1} \quad x_{0}^{2} \quad x_{0}^{3} \quad x_{0}^{4} \quad x_{0}^{5} \quad x_{0}^{6} \quad x_{0}^{7} \quad x_{0}^{8} \quad x_{0}^{9} \quad x_{0}^{10} \quad x_{0}^{11} \quad x_{0}^{12} \quad x_{0}^{13} \quad x_{0}^{14} \quad x_{0}^{15} \quad x_{0}^{16} \quad x_{0}^{17} \quad x_{0}^{18} \quad x_{0}^{19} \quad x_{0}^{20} \quad x_{0}^{21} \quad x_{0}^{22} \quad x_{0}^{23} \quad x_{0}^{24} \quad x_{0}^{25} \quad x_{0}^{26} \quad x_{0}^{27} \quad x_{0}^{28} \quad x_{0}^{29} \quad x_{0}^{30} \quad x_{0}^{31} \quad x_{0}^{31} \quad x_{0}^{11} \quad x_{0}^{12} \quad x_{0}^{22} \quad x_{0}^{2$

VLEN=256



Possible layout in VREG (specific to implementation)









Matrix in memory – FP32

 $\begin{array}{c} x_{0}^{0} \quad X_{0}^{1} \quad X_{0}^{2} \quad X_{0}^{3} \quad X_{0}^{4} \quad X_{0}^{5} \quad X_{0}^{6} \quad X_{0}^{7} \quad X_{0}^{8} \quad X_{0}^{9} \quad X_{0}^{10} \quad X_{0}^{11} \quad X_{0}^{12} \quad X_{0}^{13} \quad X_{0}^{14} \quad X_{0}^{15} \quad X_{0}^{16} \quad X_{0}^{7} \quad X_{0}^{8} \quad X_{0}^{9} \quad X_{0}^{20} \quad X_{0}^{21} \quad X_{0}^{22} \quad X_{0}^{22} \quad X_{0}^{22} \quad X_{0}^{22} \quad X_{0}^{22} \quad X_{0}^{23} \quad X_{0}^{24} \quad X_{0}^{25} \quad X_{0}^{26} \quad X_{0}^{7} \quad X_{0}^{8} \quad X_{0}^{9} \quad X_{0}^{9} \quad X_{0}^{30} \quad X_{0}^{31} \quad X_{0}^{12} \quad X_{0}^{12} \quad X_{0}^{22} \quad X$


VLEN=256




Possible layout in VREG (specific to implementation)




•	x_4^{16}	x_4^{17}	x_4^{18}	x_4^{19}	x_5^{16}	x_5^{17}	x_5^{18}	x_5^{19}



Multiple VREGs








Vector Register Matrix Tiles



POSSIBLE CONVENTION FOR VREG TILES

A matrix tile is stored in a vector register or a vector register group.

- RMUL (row multiplier) stacks VREGS vertically.
 Power of 2. Maximum 16.
- CMUL (column multiplier) multiplies number of VREG columns. Power of 2. Maximum 16.
- Specify only *VREG i* as argument to matrix unit commands.
- VREG group content metadata: "tile shape"



VREGs in columns direction

```
// example
struct TileShape {
  unsigned int rows : MM;
  unsigned int cols : NN;
  unsigned int rmul : 3;
  unsigned int cmul : 3;
  unsigned int sew : 3;
  unsigned int mtype : 2;
  unsigned int cmo : 1;
};
```



INSTRUCTIONS OVERVIEW

```
Logical instructions
GET Tile Shape
 vmts rd, rs1, sew, mtype, order
LOAD Tile
 vmlt vd, (rs2), rs1, ts
MULTIPLY Tiles
 vmmacc.vv v_c, v_A, v_B, ts_c, ts_A, ts_B
STORE Tile
 vmst vd, (rs2), rs1, ts
```



INSTRUCTIONS OVERVIEW

vmts rd, rs1, sew, mtype, order

GET supported tile shape rd→tile shape, rs1→requested rows, cols

vmmset tc, ta, tb

SET/configure matrix multiplier ta, tb, tc : tile shapes of A, B, C

vmlt vd, (rs2), rs1

LOAD matrix tile from memory vd→VREG grp, rs2→base address, rs1→tile type, strides,...

vmst vd, (rs2), rs1

STORE matrix tile to memory vd→VREG grp, rs2→base address, rs1→tile type, strides,...

vmmacc.vv vd, vs1, vs2

matrix **MULTIPLY** and accumulate $vd \rightarrow C$, $vs1 \rightarrow A$, $vs2 \rightarrow B$



THE FLOW















QUERY

SW can request impl. limits

- max RMUL, CMUL for given SEW, matrix type, ordering, widening
- Instruction or runtime mechanism
- No effect on HW, read-only
- Assume that for RMUL, CMUL all lower values are supported, too.
 4 → 2, 1

EXECUTION PLAN

SW determines appropriate settings for execution strategy

- Register allocation
- Memory hierarchy
- Prefetching or eager loading ahead of use
- Can be IF blocks selecting among multiple optimized implementations.


CONFIGURE

Write values corresponding to the execution plan e.g. into CSRs, configuring the matrix unit


EXECUTE



MAPPING TO IME OPTION A




MAPPING TO IME OPTION C




mtype	rows	cols	RMUL	CMUL
С	16	16	8	2
А	16	2	2	1
В	2	16	1	2

One step multiply



mtype	rows	cols	RMUL	CMUL
С	8	8	4	1
А	8	2	1	1
В	2	8	1	1




mtype	rows	cols	RMUL	CMUL
С	8	8	1	1
Α	2	2	1	1
В	2	8	1	1

Using only a segment of A!




MAPPING TO IME OPTION B




mtype	rows	cols	RMUL	CMUL
С	16	L	16	1
А	16	1	1	1
В	1	L	1	1



mtype	rows	cols	RMUL	CMUL
С	4	L	4	1
А	4	1	1	1
В	1	L	1	1




... 4 multiplies




Stacking several A and B registers seems more efficient.



MAPPING TO IME OPTION D




mtype	rows	cols	RMUL	CMUL
С	4λ	4λ	4	4
А	4λ	1	1	1
В	1	4λ	1	1



a bit wasteful...

a bit better?




mtype	rows	cols	RMUL	CMUL
С	4λ	4λ	4	4
А	4λ	1	1	4
В	1	4λ	4	1

This implementation option is excellent for column-major-order A and row-major-order B (not what the evaluation was asking for...)



MAPPING IME OPTION E




mtype	rows	cols	RMUL	CMUL
С	8	8	4	1
А	8	32	1	4
В	32	8	4	1

mtype	rows	cols	RMUL	CMUL
С	16	16	8	2
А	16	32	2	4
В	32	16	4	2




MAPPING IME OPTION F



mtype	rows	cols	RMUL	CMUL	order
С	1	8	1	1	rmo
А	1	VLEN/SEW	1	1	rmo
В	VLEN/SEW	8	8	1	cmo

Straight forward ...




Segment handling needs vslideup or similar ... But is it really needed if B is weight stationary?

NOTE: a **weight stationary** implementation needs a different order of strip-mining loops! N, K, M



IME TG - SEMIDYNAMICS




mtype	rows	cols	RMUL	CMUL
С	16	64	16	1
А	16	16	2	1
В	16	64	8	1

Straight forward ...



COLUMN-MAJOR-ORDER A MATRIX - HPC DESIGN POINT

FP16, INT16 widen 1x



mtype	rows	cols	RMUL	CMUL
С	128	128	16	1
А	128	8	1	1
В	8	128	1	1

QUERY MATRIX TILE SHAPE

New instruction: Vector Float Matrix Tile Shape: vmts rd, rs1, sew, mtype, order

Retrieve the Tile Shape supported by the matrix extension for a particular tile type A, B or C which matches the desired maximum rows/columns. Equivalent to *vsetvl*.

Arguments:

- **rd:** destination scalar register, contains tile shape result
- rs1: source register contains desired (maximum) rows, columns shape in memory (16 bit each, for example)
- **sew:** desired single element width, like vsetvl: *e8*, *e16*, *e32*, *e64*
- **mtype:** matrix type for A, B, C type: *mta, mtb, mtc*
- **order:** order in memory, column- or row-major-order: *cmo, rmo*

Returns:

A TileShape value that is supported by the matrix unit implementation.

vmts vfmts vfwmts vfqmts

```
// example
struct TileShape {
  unsigned int rows : MM;
  unsigned int cols : NN;
  unsigned int rmul : 3;
  unsigned int cmul : 3;
  unsigned int sew : 3;
  unsigned int mtype : 2;
  unsigned int cmo : 1;
};
```



MATRIX TILE SHAPE – MORE DETAILS

Program needs to multiply matrices: C=A*B Example: C: 512x256, A: 512x1024, B: 1024x256 (#rows x #columns of elements)

Ask multiplier for geometry information


```
t1 \leftarrow (256 << 16) \mid 512
vmts tc, t1, e32, mtc, rmo
```

The multiplier replies with a tile shape stored in the scalar register *tc*. For example, on a VLEN=512 system:

```
tc = {rows=16, cols=16, rmul=4, cmul=4, sew=32, mtype=mtc, cmo=0}
```

- If requested geometry is smaller than the supported size but can be processed by the multiplier (e.g. by filling in zeros): rows, cols shall correspond to the asked geometry.
- If the multiplier does not support the smaller geometry, return zero. → process in vector unit.
- We use tc to load a piece of matrix into the vector register group.
 - The exact order of elements in the vector registers is not prescribed. It is left to the implementation.
 - Portability can only be achieved with implementation specific tile load/store instructions.

```
// example
struct TileShape {
  unsigned int rows : 13;
  unsigned int cols : 13;
  unsigned int rmul : 3;
  unsigned int cmul : 3;
  unsigned int sew : 3;
  unsigned int mtype : 2;
  unsigned int cmo : 1;
};
```





WHAT ABOUT THE ACCUMULATOR?

- ✓ Case 1: Store directly to vector registers.
 - Simple and easy, more cycles and data movement.
 - OK for short vectors, small accumulators
- ✓ Case 2: treat accumulator like register bypass

✓ Register renaming

- For vmmacc vd is input & output register!
- No commit until next instruction uses register
- IF instruction is vmmacc
 - IF previous instruction was not vmmacc
 - Read *vd* into *Acc*
- ELSE IF previous instruction is vmmacc
 - Write Acc to vd

✓ "Reservation Station"

- Matrix multiply using vd lands in R.S.
 - Once *vd* is available: transfers data into *qcc*
- When matrix multiply is finished:
 vmmacc remains in R.S.
 - Retired when subsequent vmmacc is issued, reusing the vd
 - If another instruction is issued which touches *vd*:
 - stores acc to vd
 - retires



RISC-V IME TG EVALUATION SCENARIOS

✓ A: Low-end "embedded" core

- VLEN = 128, DLEN = 128
- # of RF rd/wr ports = 3Rd + 1Wr, possibly 2-way banked (plus Rd/Wr ports for St/Ld)
- # of cache rd/wr accesses = 1Rd/Wr, VLEN-wide
- In-order, two-wide superscalar, no register renaming, ~2 GHz

✓ B: High-end "apps" core


- VLEN = 512, DLEN = 512 (or 2x256)
- # of RF rd/wr ports = 6Rd + 2Wr, possibly 2-way banked (plus Rd/Wr ports for St/Ld)
- # of cache rd/wr accesses = 1Rd + 1Wr, VLEN-wide (or 2x VLEN/2)
- Out-of-order, six-wide superscalar, full register renaming (speculative execution), ~3 GHz

✓ C: "HPC" core

- VLEN = 16K, DLEN = 1K (as 16 64-bit-wide "lanes")
- # of RF rd/wr ports = 32 8B-wide Rd + 16 8B-wide Wr
- # of cache rd/wr accesses = 1Rd + 1Wr, DLEN/2=512b-wide
- Limited out-of-order, two-wide superscalar, limited register renaming (speculative execution), ~2 GHz





CONSTRAINTS






OUTER PRODUCT








Outer product Rank-1 update


26

Outer product Rank-2 update Outer product Accumulator larger than physical MAC array



INNER PRODUCT





8*DLEN/SEW multiplies / cycle

Outer product with BW DLEN/cycle: (DLEN/(2*SEW))^2 multiplies / cycle - Can win if using full load BW for A,B - If DLEN/SEW ≥ 32





OVERVIEW INNER VS. OUTER PRODUCT PERFORMANCE

1 P	erform	ance										
2 C o	ore		Embedded			Apps			HPC		units	Note
3		i8*i8+=i32	b16*b16+=f32	f64*f64+=f64	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64		
4												
5 ou	ıter	102	51	9	1024	512	128	10810	5405	676	GFLOPS/GOPS	
6 ou	ıter	170,7	85,3	12,8	1229	614	154	10923	5461	1008	GFLOPS/GOPS	register bypass approach
7		170,7	85,3	12,8	1229	614	154	10923	5461	1008	GFLOPS/GOPS	stride optimized VR loads
8												
9 ou	iter 2	146,3	73,1	12,8	1229	614	192	10810	5405	676	GFLOPS/GOPS	
10 ou	iter 2	170,7	85,3	21,3	1229	614	192	10923	5461	1008	GFLOPS/GOPS	register bypass approach
11 ou	ıter 2	256,0	128,0	21,3	2048	1024	256	10923	5461	1008	GFLOPS/GOPS	stride optimized VR loads
12												
13 inr	ner	128	64	12,8	2048	1024	192	957	478	120	GFLOPS/GOPS	
14 inr	ner	208,6	104,3	17,8	2973	1486	285	1982	991	248	GFLOPS/GOPS	cache Bs in dotproduct unit
15												
16 ge	ometry	8x8x8	8x4x8	4x2x8	16x16x16	16x8x16	8x4x16	64x128x128	64x64x128	64x16x64		
17 ph	nys MAC	4x4	4x4	2x2	8x8	8x8	4x8	32x32	32x32	16x16		outer
18 ph	nys MAC	4x8	4x8	2x4	8x16	8x16	8x8	32x32	32x32	16x16		outer 2



"HPC" CORE





	64x32		
16x128	16x32		

mtype	rows	cols	RMUL	CMUL
С	64	64	4	4
А	64	16	4	1
В	16	64	1	4


mtype	rows	cols	RMUL	CMUL
С	64	128	4	4
А	64	64	4	1
В	64	128	2	4


mtype	rows	cols	RMUL	CMUL
С	64	128	4	4
А	64	128	4	1
В	128	128	2	4

$$fp32 += bf16*bf16$$



HIGH-END "APPS" CORE





	4x16			
4x16	4x4			

mtype	rows	cols	RMUL	CMUL
С	8	16	4	4
А	8	4	4	1
В	4	16	2	4


mtype	rows	cols	RMUL	CMUL
С	16	16	4	4
А	16	8	4	1
В	8	16	4	1


mtype	rows	cols	RMUL	CMUL
С	16	16	4	4
А	16	16	4	1
В	16	16	4	1

$$fp32 += bf16*bf16$$



LOW-END "EMBEDDED" CORE






mtype	rows	cols	RMUL	CMUL
С	4	8	4	4
А	4	2	4	1
В	2	8	2	4

mtype	rows	cols	RMUL	CMUL
С	8	8	8	2
А	8	4	4	1
В	4	8	4	1

$$fp32 += bf16*bf16$$



mtype	rows	cols	RMUL	CMUL	
С	8	8	8	2	
Α	4	2	4	1	
В	2	8	2	4	



EVALUATION - PIPELINES



	phys MAC "position"	Tir	ming with C-Acc read/write	in every ste	ep	phys MAC "position"	Without C-Acc read	/write
В	1	read C piece into acc				1	read A col, B row to MAC	
		read o piece into acc					read A col, B row to MAC	
			read A col, B row to MAC			2	read A col, B row to MAC	latency
			read A col, B row to MAC				read A col, B row to MAC	
Α	2	read C piece into acc		latency		3	read A col, B row to MAC	MAC step
		read o piece into ace					read A col, B row to MAC	MAC step
			read A col, B row to MAC			4	read A col, B row to MAC	MAC step
			read A col, B row to MAC	MAC step			read A col, B row to MAC	MAC step
	3	read C piece into acc						MAC step
		read o piece into ace			write acc to C piece			MAC step
			read A col, B row to MAC		write acc to o piece			MAC step
			read A col, B row to MAC	MAC step				MAC step
	4	read C piece into acc						
·		read o piece into ace			write acc to C piece			
			read A col, B row to MAC		Witte dec to o piece			
			read A col, B row to MAC	MAC step				
					write acc to C piece			
				MAC step	Write dec to o piece			
				MAC step				
					write acc to C piece			
					to o picce			

	Hi	gh-end "apps" c	ore				
phys MAC "position"	Tir	ming with C-Acc read/write	in every st	ер	phys MAC "position"	Without C-Acc read	/write
1	read C piece into acc					read A col, B row to MAC	
		read A col, B row to MAC				read A col, B row to MAC	
		read A col, B row to MAC				read A col, B row to MAC	latency
		read A col, B row to MAC	latency			read A col, B row to MAC	
_		read A col, B row to MAC				read A col, B row to MAC	MAC step
2	read C piece into acc	read A col. B row to MAC	MAC step			read A col, B row to MAC read A col, B row to MAC	MAC step MAC step
		read A col, B row to MAC read A col, B row to MAC	MAC step			read A col, B row to MAC read A col, B row to MAC	MAC step
		read A col, B row to MAC	MAC step			read A col, B row to MAC	MAC step
		read A col, B row to MAC	PIAC Step			read A col, B row to MAC	MAC step
 3	read C piece into acc	read/reot, brow to rate	MAC step	write acc to C piece		read A col. B row to MAC	MAC step
		read A col, B row to MAC	MAC step			read A col, B row to MAC	MAC step
		read A col, Brow to MAC	MAC step			read A col, B row to MAC	MAC step
		read A col, B row to MAC	MAC step			read A col, B row to MAC	MAC step
		read A col, B row to MAC		write acc to C piece		read A col, B row to MAC	MAC step
4	read C piece into acc		MAC step	write acc to c piece		read A col, B row to MAC	MAC step
		read A col, B row to MAC	MAC step				MAC step
		read A col, B row to MAC	MAC step				MAC step
		read A col, B row to MAC	MAC step				MAC step
		read A col, B row to MAC		write acc to C piece			MAC step
			MAC step				
			MAC step	-			
			MAC step				
			PAC Step				
				write acc to C piece			

phys MAC "position"	Ti	ming with C-Acc read/write	in every st	ер	phys MAC "position"	Without C-Acc read	/write
 1	read C piece into acc					read A col, B row to MAC	
		read A col, B row to MAC				read A col, B row to MAC	
		read A col, B row to MAC				read A col, B row to MAC	latenc
		read A col, B row to MAC	latency			read A col, B row to MAC	
		read A col, B row to MAC				read A col, B row to MAC	MACst
2	read C piece into acc		MAC step			read A col, B row to MAC	MAC st
			MAC step			read A col, B row to MAC	MACst
		read A col, B row to MAC	MAC step			read A col, B row to MAC	MAC st
		read A col, B row to MAC	MAC step			read A col, B row to MAC	MACst
		read A col, B row to MAC		write acc to C piece		read A col, B row to MAC	MACst
3	read C piece into acc		MAC step	write accito o piece		read A col, B row to MAC	MAC st
		read A col, B row to MAC	MAC step			read A col, B row to MAC	MACst
		read A col, B row to MAC	MAC step			read A col, B row to MAC	MACst
		read A col, B row to MAC	MAC step			read A col, B row to MAC	MACst
		read A col, B row to MAC		write acc to C piece		read A col, B row to MAC	MAC st
4	read C piece into acc		MAC step	Witte doc to o piece		read A col, B row to MAC	MACst
		read A col, B row to MAC	MAC step				MACst
		read A col, B row to MAC	MAC step				MAC st
		read A col, B row to MAC	MAC step				MACst
		read A col, B row to MAC		write acc to C piece			MACst
			MAC step				
			MAC step				
			MAC step				
			MAC step				
				write acc to C piece			



EVALUATION - OUTER PRODUCT


1	Core	_	Embedded	-	-	Apps		-	-	HPC	_	units
2	VLEN	128	128	128	512	512	512		16384	16384	16384	bits
3	DLEN	128	128	128	512	512	512		1024	1024	1024	bits
4	Register read ports	3	3	3	6	6	6		2	2	2	ports of size DLEN
5	Register write ports	1	1	1	2	2	2		1	1	1	ports of size DLEN
6	Cache read bw	128	128	128	512	512	512		512	512	512	bits/cycle
7	Version	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64		i8*i8+=i32 b	16*b16+=f32	f64*f64+=f64	
8	MEW	32	32	64	32	32	64		32	32	64	bits (accumulator)
9	widening	4	2	1	4	2	1		4	2	1	factor
19	physical MAC array rows	4	4	2	8	8	4		32	32	16	MACs working in parallel
20	physical MAC array columns	4	4	2	8	8	8		32	32	16	MACs working in parallel
21	MAC latency	4	4	4	4	4	4		4	4	4	cycles
22												
	Load all A,B VREGs from cache	12	12	12	20	20	16		384	384	256	cycles
31	read all phys MAC args A,B	2	2	2	4	4	4		32	32	16	cycles per position
32	acc size / phys MAC array sz	4	4	8	4	4	4		8	8	16	
33	, 0	8	8	16	16	16	16		256	256	256	cycles
34	exclude C read/write each s	tep, registe	r bypass appro	ach								
35	one phys MAC array compute	2	2	2	4	4	4		32	32	16	cycles
36	all MAC arrays compute	12	12	20	20	20	20		260	260	260	cycles
37	number of MACs processed	512	256	64	4096	2048	512		1048576	524288	65536	
38	MACs/cycle	42,7	21,3	3,2	204,8	102,4	25,6		2730,7	1365,3	252,1	MACs/cycle
39	Mem BW for A,B load	11	11	10	26	26	38		64	64	63	Bytes/cycle
40	Frequency	2	2	2	3	3	3		2	2	2	GHz
41	Performance	171	85	13	1229	614	154		10923	5461	1008	GFLOPS/GOPS
42												
52	include C read/write each st	ep, C write	is being overla	pped and hidde	n							
53	all MAC arrays compute	20	20	28	24	24	24		388	388	388	cycles
	MACs/cycle	25,6	12,8	2,3	170,7	85,3			2702,5	1351,3	168,9	MACs/cycle
55	Mem BW for A,B load	6	6	7	21	21	32		63	63	42	Bytes/cycle
56	Performance	102	51	9	1024	512	128		10810	5405	676	GFLOPS/GOPS




EVALUATION - OUTER PRODUCT - 2 (INCREASED PHYS MAC ARRAY)

//LO//IIO			IIIOD					1011		
1 Core		Embedded			Apps			HPC		units
7 Version	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64	i8*i8+=i32 b1	.6*b16+=f32	f64*f64+=f64	
.0 M	8	8	4	16	16	8	64	64	64	
.1 K	8	4	2	16	8	4	128	64	16	
2 N	8	8	8	16	16	16	128	128	64	
.3 RMUL_A	4	4	4	4	4	4	4	4	4	A row multiplier
4 CMUL_A	1	1	1	1	1	1	1	1	1	A column multiplier
5 RMUL_B	4	4	2	4	4	2	2	2	1	·
6 CMUL_B	1	1	4	1	1	4	4	4	4	
7 RMUL_C	8	8	4	4	4	4	4	4	4	
.8 CMUL_C	2	2	4	4	4	4	4	4	4	
9 physical MAC array rows	4		2	8	8	8	32	32	16	MACs working in paral
0 physical MAC array colum	ins 8	8	4	16	16	8	32	32	16	MACs working in paral
1 MAC latency	4		4	4	4	4	4	4	4	cycles
8 Load all A,B VREGs from c	ache 12	12	12	20	20	16	384	384	256	cycles
9 Load all A,B (stride optimi		8	12	8	8	12	384	384	256	cycles
2 read all phys MAC args A,B		2	2	4	4	4	32	32	16	cycles per position
3 acc size / phys MAC array s			4	2	2	2	8	8	16	
4 Read all A,B args	4	4	8	8	8	8	256	256	256	cycles
5 exclude C read/write ea	ach step, registe	r bypass appro	ach				<u> </u>	1		
one phys MAC array compu	ute 2	2	2	4	4	4	32	32	16	cycles
all MAC arrays compute	8	8	12	12	12	12	260	260	260	cycles
number of MACs processed	d 512	256	64	4096	2048	512	1048576	524288	65536	
9 MACs/cycle	42,7	21,3	5,3	204,8	102,4	32,0	2730,7	1365,3	252,1	MACs/cycle
0 Mem BW for A,B load	11	11	16	26	26	48	64	64	63	Bytes/cycle
1 Frequency	2	2	2	3	3	3	2	2	2	GHz
2 Performance	171	85	21	1229	614	192	10923	5461	1008	GFLOPS/GOPS
3										
3 include C read/write ea	ch step, C write	is being overla	pped and hidden					<u> </u>		
all MAC arrays compute	14	14	20	20	20	16	388	388	388	cycles
5 MACs/cycle	36,6	18,3	3,2	204,8	102,4	32,0	2702,5	1351,3	168,9	MACs/cycle
6 Mem BW for A,B load	9	9		26	26	48	63	63	42	Bytes/cycle
7 Performance	146			1229	614	192	10810	5405	676	GFLOPS/GOPS
58										
9 exclude C read/write ea	ach step, registe	er bypass appro	ach, stride optimi	zed VR loads						
0 MACs/cycle	64,0		5,3	341,3	170,7	42,7	2730,7	1365,3	252,1	MACs/cycle
Mem BW for A,B load	16			43	43	64	64	64	63	Bytes/cycle
62 Performance	256			2048	1024	256	10923	5461	1008	GELOPS/GOPS

INNER PRODUCT: LOW-END "EMBEDDED" CORE





RMUL

CMUL

mtype	rows	cols	RMUL	CMUL	
С	1	8	1	4	
А	1	2	1	1	
В	2	8	1	8	

mtype

mtype	rows	cols	RMUL	CMUL
С	1	8	1	2
А	1	16	1	1
В	16	8	1	8



EVALUATION - INNER PRODUCT

	Core		Embedded			Apps			HPC		units
2	2 VLEN	128	128	128	512	512	512	16384	16384	16384	bits
(DLEN	128	128	128	512	512	512	1024	1024	1024	bits
4	Register read ports	3	3	3	6	6	6	2	2	2	ports of size DLEN
į	Register write ports	1	1	1	2	2	2	1	1	1	ports of size DLEN
(Cache read bw	128	128	128	512	512	512	512	512	512	bits/cycle
-	Issues perc cycle	2	2	2	6	6	6	2	2	2	max instr issues
8	Version	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64	
(MEW	32	32	64	32	32	64	32	32	64	bits (accumulator)
1	0 widening	4	2	1	4	2	1	4	2	1	factor
1	1										
1	2 cols of B	8	8	8	16	16	8	16	16	16	
1	rows of A	11	11	5	15	15	23	15	15	15	"iterations"
1	4 width of C (elements)	8	8	8	16	16	8	16	16	16	
1	5 width of C (VRs)	2	2	4	1	1	1	0,03125	0,03125	0,0625	# of VRs
1	A, B elements per VL	16	8	2	64	32	8	2048	1024	256	
1	7 MACCs	1408	704	80	15360	7680	1472	491520	245760	61440	multiply-accumulate
1	8 width of dotprod	128	128	128	512	512	512	1024	1024	1024	bits
1	9										
2	0 Instructions	54	54	36	97	97	90	97	97	97	instructions
2	1 Min issue time	27	27	18	17	17	15	49	49	49	cycles
2	2 Loads (vle)	19	19	13	31	31	31	496	496	496	DLEN bits
2	3 Load time	19	19	13	31	31	31	992	992	992	cycles
2	4 VRF reads per vmmacc instr	1408	1408	1664	9216	9216	5120	279040	279040	279552	bits
2	time for1 instr VRF reads	4	4	5	3	3	2	137	137	137	cycles
2	Cycles all VRF reads	44	44	25	45	45	46	2055	2055	2055	cycles
2	7 Time one iter dotprod	1	1	1	1	1	1	16	16	16	cycles
2	8 Time all iter dotproducts	11	11	5	15	15	23	240	240	240	cycles
2	9										
3	Max(issue,load,VRFrd,dotp)	44	44	25	45	45	46	2055	2055	2055	cycles
	1 Ops/cycle	64,0	32,0	6,4	682,7	341,3		478,4	239,2	59,8	
	Ops/cycle no VRF	104,3	52,1	8,9	991,0	495,5		991,0	495,5		
3	Ops/load	148,2	74,1	12,3	991,0	495,5		991,0	495,5	123,9	
3	4 Frequency	2	2	2	3	3	3	2	2	. 2	GHz
3	Performance	128,0	64,0	12,8	2048,0	1024,0	192,0	956,7	478,4	119,6	GFLOPS/GOPS
3	Performance no VRF	208,6	104,3	17,8	2972,9	1486,5	284,9	1981,9	991,0	247,7	GFLOPS/GOPS

EVALUATION - INNER PRODUCT

- 1												
	1	Core		Embedded			Apps			HPC		units
	2	VLEN	128	128	128	512	512	512	16384	16384	16384	bits
	3	DLEN	128	128	128	512	512	512	1024	1024	1024	bits
	4	Register read ports	3	3	3	6	6	6	2	2	2	ports of size DLEN
	5	Register write ports	1	1	1	2	2	2	1	1	1	ports of size DLEN
	6	Cache read bw	128	128	128	512	512	512	512	512	512	bits/cycle
	7	Issues perc cycle	2	2	2	6	6	6	2	2	2	max instr issues
	8	Version	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64	i8*i8+=i32	b16*b16+=f32	f64*f64+=f64	
	9	MEW	32	32	64	32	32	64	32	32	64	bits (accumulator)
	10	widening	4	2	1	4	2	1	4	2	1	factor
	11											
	12	cols of B	8	8	8	16	16	8	16	16	16	
,	13	rows of A	11	11	5	15	15	23	15	15	15	"iterations"
	14	width of C (elements)	8	8	8	16	16	8	16	16	16	
	15	width of C (VRs)	2	2	4	1	1	1	0,03125	0,03125	0,0625	# of VRs
	16	A, B elements per VL	16	8	2	64	32	8	2048	1024	256	
	17	MACCs	1408	704	80	15360	7680	1472	491520	245760	61440	multiply-accumulate
	18	width of dotprod	128	128	128	512	512	512	1024	1024	1024	bits
	19											
_	20	Instructions	54	54	36	97	97	90	97	97	97	instructions
3	1	Min issue time	27	27	18	17	17	15	49	49	49	cycles
	2	Loads (vle)	19	19	13	31	31	31	496	496	496	DLEN bits
	3	Load time	19	19	13	31	31	31	992	992	992	cycles
	4	VRF reads per vmmacc instr	1408	1408	1664	9216	9216	5120	279040	279040	279552	bits
t	5	time for1 instr VRF reads	4	4	5	3	3	2		137	137	cycles
ey.	6	Cycles all VRF reads	44	44	25	45	45	46				cycles
	7	Time one iter dotprod	1	1	1	1	1	1				cycles
1	28	Time all iter dotproducts	11	11	5	15	15	23	240	240	240	cycles
N	29											
	80	Max(issue,load,VRFrd,dotp)	44	44	25	45	45	46				cycles
	3	Ops/cvcle	64,0	32,0	6,4	682,7	341,3	64,0				
	32	Ops/cycle no VRF	104,3	52,1	8,9	991,0	495,5	95,0			-	
		Ops/load	148,2	74,1	12,3	991,0	495,5	95,0	991,0	495,5		
		Frequency	2	2	2	3	3	3	2	2		
/		Performance	128,0	64,0	12,8	2048,0	1024,0	192,0	956,7	478,4	119,6	GFLOPS/GOPS
	36	Performance no VRF	208,6	104,3	17,8	2972,9	1486,5	284,9	1981,9	991,0	247,7	GFLOPS/GOPS

Clarified by Jose during the meeting: "F" uses banking of VRF (2x256b).

Implies that B
VRs are not
transferred
into the fat
dotprod unit
each time they
are used.

Match ~ Option F evaluation

$C = ALPHA \cdot A \cdot B + BETA \cdot C$

Matrix data types: A,B,C: FP32

```
vmts X(tc), X(M|N<<16), e32, mtc, rmo</pre>
vmts X(ta), X(M|K<<16), e32, mta, rmo</pre>
vmts X(tb), X(K|N<<16), e32, mtb, rmo</pre>
IF (RMUL(tc)*CMUL(tc)==1 &&
    RMUL(ta)*CMUL(ta)==1 &&
    RMUL(ta)*CMUL(ta)==1) THEN
                                        # 16 steps
    call gemm_16_steps_1_1_1
ELSE IF (RMUL(tc)*CMUL(tc)==16) THEN # one step
    IF (RMUL(ta)*CMUL(ta)==4) THEN
        IF (RMUL(tb)*CMUL(tb)==4) THEN
             call gemm_one_step_16_4_4
        ELSE IF (RMUL(tb)*CMUL(tb)==8) THEN
             call gemm_one_step_16_4_8
        ELSE
        ENDIF
ENDIF
```

```
gemm_one_step_16_4_4:
 tm = ROWS(tc); tn = COLS(tc); tk = ROWS(tb)
 for m = 0, M, m += tm do
    for n = 0, N, n += tn do
         vsetvli zero,x(-1),e32,m8,ta,ma
         vfmv.v.f v16,f(0.0f)
         vfmv.v.f v24,f(0.0f)
         vmmset(tc,ta,tb)
         for k = 0, K, k += tk do
             vmlt v8, x(&A[m,k]), x(rstr<sub>\Delta</sub>|cstr<sub>\Delta</sub><<31|mta<<62)
             vmlt v12, x(\&B[k,n]), x(rstr_B|cstr_B << 31|mtb << 62)
             vfmmacc v16, v8, v12
         vmlt v0,x(&C[m,n]),x(rstr_|cstr_<<31|mtc<<62)</pre>
         vsetvli zero, X(-1), e32, m8, ta, ma
         vfmul.vf v16, v16, alpha
         vfmul.vf v24, v24, alpha
         vfmacc.vf v16.v0.beta
         vfmacc.vf v24, v8, beta
         vmst v16, x(&C[m,n]), x(rstrc|cstrc<<31|mtc<<62)</pre>
```



SUMMARY

- ✓ ISA can be portable
 - Need flexible query of hardware capabilities
 - Tile load/store commands
- ✓ Implementor has the choice
 - Choose hardware (sequencer) vs. software balance
 - Inner or outer product
 - Optimizations: buffering B or Accumulator or ...
- ✓ Can map most of the approaches
 - Segments of A, C tiles not yet handled
 - (Software should know if approach is weight stationary or output stationary)



