Integrated Matrix Extension Option C (Common-Type Variant)

José E. Moreira (IBM)

February 2024

1 Introduction

This is a strawman for Option C (Multiple fixed-size matrix tiles per vector register) of the Integrated Matrix Extension (IME). As such, it is meant to guide and facilitate discussion by providing a concrete draft specification. There should be no expectation that any content in the strawman will make into the final specification, particularly in the early stages of the work. As we evolve our work in the IME Task Group, refined concepts from this strawman may be promoted to an actual draft specification.

This document focuses on the *common-type* variant of the extensions. That is, all matrix data types involved in one instruction are the same. This is distinct from a *mixed-type* variant that supports matrices of different data types in one instruction.

Notation: Matrices are represented by bold-face capital letters (**A**, **B**, **C**). The element at row i, column j of matrix **A** can be denoted as either $\mathbf{A}(i,j)$ or a_{ij} . $\mathbf{A}(i,:)$ represents the i-th row of matrix **A** and $\mathbf{A}(:,j)$ its j-th column. $\mathbf{A}(i:h,j:w)$ denotes the two-dimensional section of matrix **A** consisting of the h rows beginning in row i and the w columns beginning in column j.

2 Matrix tiles

A matrix tile is a contiguous rectangular section of a matrix. Matrix tiles are defined by the scalar data type of their elements (same as the type of the matrix elements) and their shape $\lambda \times \kappa$, where λ is the number of rows of the tile and κ is the number of columns.

The shape of the tiles stored in a vector register depends on two vector configuration parameters: The selected element width (SEW) and the matrix element width (MEW). The SEW is an existing configuration parameter in the RISC-V "V" Vector Extension (RVV), but we extend it to include four additional widths: 128, 256, 512, and 1024 bits. These additional widths, together with some of the existing widths, are intended to store matrices of elements. (We do not expect those extended widths to be supported by any scalar instruction.) We introduce the new MEW parameter to represent the width in bits of an individual matrix element. The number of elements of width MEW in a matrix of width SEW is given by SEW.

Table 1 shows the tile shapes $(\lambda \times \kappa)$ for all valid values of SEW and MEW. We must always have either $\kappa = \lambda$ or $\kappa = 2\lambda$. A vector registers of VLEN bits stores up to $\frac{\text{VLEN}}{\text{SEW}}$ tiles.

3 Matrix instructions

All matrix instructions in the common-type variant operate on matrix tiles of a common scalar data type. Each architected vector register stores a vector of matrix tiles, and instructions take as arguments either one, two, or three vector register identifiers. Tiles in a vector register \mathbf{A} are identified as $\mathbf{A}[0], \mathbf{A}[1], \ldots, \mathbf{A}[\text{vlene} - 1]$. Additional arguments to matrix instructions can include *index registers*, containing unsigned integer values, and/or vector masks.

	MEW				
SEW	8	16	32	64	
32	2×2	1×2	_	_	
64	2×4	2×2	1×2	_	
128	4×4	2×4	2×2	1×2	
256	4×8	4×4	2×4	2×2	
512	8×8	4×8	4×4	2×4	
1024	8×16	8×8	4×8	4×4	

Table 1: Matrix tile shapes for different combinations of selected element width (SEW) and matrix element width (MEW). For each case, we show the shape of matrix tile ($\kappa \times \lambda$).

3.1 Matrix computation instructions

Matrix computation instructions have the general form

$$\mathsf{m}\{\mathsf{comp}\}\langle T,\mathsf{SEW},\otimes,\oplus\rangle(\mathbf{A},\mathbf{B},\mathbf{C},\ldots)$$

where m identifies this as a matrix instruction and comp identifies the specific computation, usually following the nomenclature established by BLAS. T is the matrix element data type, which specifies MEW. The MEW, together with the SEW parameter specifies the $\lambda \times \kappa$ shape of the tiles. The multiplication/addition pair (\otimes, \oplus) forms a semiring on type T. (The precision of the operations may be different than the precision of the data type. For example, addition and multiplication for data type bf16 can be performed in IEEE single-precision.) A, B, and C are vector register identifiers that are used to store the tiles from matrices A, B, and C used in the operation, respectively. A and B are input matrices. C is the result matrix of the computation. A matrix instruction specifies a single group multiplier LMUL. The effective multipliers for each matrix (EMUL(A), EMUL(B), and EMUL(C)) are derived from LMUL. For the rest of this document we adopt LMUL = 1.

3.1.1 mgemm – matrix multiplication

Syntax: $mgemm\langle T, SEW, \otimes, \oplus \rangle (\mathbf{A}, \mathbf{B}, \mathbf{C})$

Arguments: A is a vector register (EMUL(**A**) = 1) with vlene matrix tiles of shape $\lambda \times \kappa$. **B** is a pair of vector registers (EMUL(**B**) = 2) with $2 \times$ vlene matrix tiles of shape $\lambda \times \kappa$. If $\kappa = \lambda$, only the first vlene tiles of **B** are used by the instruction. **C** is a vector register (EMUL(**C**) = 1) with vlene matrix tiles of shape $\lambda \times \kappa$.

Semantics: If $\kappa = \lambda$, this instruction computes $\mathbf{C}[i] \leftarrow \mathbf{C}[i] \oplus \mathbf{A}[i]_{\otimes}^{\oplus} \mathbf{B}[i]^{\mathsf{T}}, \forall i \in [0, \mathsf{vlene})$. If $\kappa = 2\lambda$, this instruction computes $\mathbf{C}[i] \leftarrow \mathbf{C}[i] \oplus \left[\mathbf{A}[i]_{\otimes}^{\oplus} \mathbf{B}[2i]^{\mathsf{T}}, \mathbf{A}[i]_{\otimes}^{\oplus} \mathbf{B}[2i+1]^{\mathsf{T}}\right], \forall i \in [0, \mathsf{vlene})$. (Since $\mathbf{A}[i]_{\otimes}^{\oplus} \mathbf{B}[j]^{\mathsf{T}}$ has shape $\lambda \times \lambda$, we can pack two of those results in a tile of shape $\lambda \times \kappa$.)

Example: Let VLEN = 256, SEW = 128, and MEW = 64. In this case, vector registers **A** and **C** contain two 1×2 tiles of 64-bit elements each. The vector register pair **B** contains four 1×2 tiles of 64-bit elements. The computation performed is illustrated as follows:

3.1.2 mgemm0 - matrix multiplication with A[0]

Syntax: mgemm $\langle T, SEW, \otimes, \oplus \rangle (\mathbf{A}, \mathbf{B}, \mathbf{C})$

Arguments: A is a vector register (EMUL(**A**) = 1) with vlene matrix tiles of shape $\lambda \times \kappa$. **B** is a pair of vector registers (EMUL(**B**) = 2) with $2 \times \text{vlene}$ matrix tiles of shape $\lambda \times \kappa$. If $\kappa = \lambda$, only the first vlene tiles of **B** are used by the instruction. **C** is a vector register (EMUL(**C**) = 1) with vlene matrix tiles of shape $\lambda \times \kappa$.

Semantics: If $\kappa = \lambda$, this instruction computes $\mathbf{C}[i] \leftarrow \mathbf{C}[i] \oplus \mathbf{A}[0]_{\otimes}^{\oplus} \mathbf{B}[i]^{\mathsf{T}}, \forall i \in [0, \mathsf{vlene}).$ If $\kappa = 2\lambda$, this instruction computes $\mathbf{C}[i] \leftarrow \mathbf{C}[i] \oplus \left[\mathbf{A}[0]_{\otimes}^{\oplus} \mathbf{B}[2i]^{\mathsf{T}}, \mathbf{A}[0]_{\otimes}^{\oplus} \mathbf{B}[2i+1]^{\mathsf{T}}\right], \forall i \in [0, \mathsf{vlene}).$ (Since $\mathbf{A}[0]_{\otimes}^{\oplus} \mathbf{B}[j]^{\mathsf{T}}$ has shape $\lambda \times \lambda$, we can pack two of those results in a tile of shape $\lambda \times \kappa$.)

3.1.3 mgemmx – matrix multiplication with A[x]

Syntax: mgemm $\langle T, SEW, \otimes, \oplus \rangle (\mathbf{A}, \mathbf{B}, \mathbf{C}, x)$

Arguments: A is a vector register (EMUL(**A**) = 1) with vlene matrix tiles of shape $\lambda \times \kappa$. **B** is a pair of vector registers (EMUL(**B**) = 2) with $2 \times$ vlene matrix tiles of shape $\lambda \times \kappa$. If $\kappa = \lambda$, only the first vlene tiles of **B** are used by the instruction. **C** is a vector register (EMUL(**C**) = 1) with vlene matrix tiles of shape $\lambda \times \kappa$. The index register x identifies the matrix tile x (a), x (b), x (c), x (c), x (d), x (d), x (e), x (e), x (f), x (

Semantics: If $\kappa = \lambda$, this instruction computes $\mathbf{C}[i] \leftarrow \mathbf{C}[i] \oplus \mathbf{A}[x]_{\otimes}^{\oplus} \mathbf{B}[i]^{\mathsf{T}}, \forall i \in [0, \mathsf{vlene})$. If $\kappa = 2\lambda$, this instruction computes $\mathbf{C}[i] \leftarrow \mathbf{C}[i] \oplus \left[\mathbf{A}[x]_{\otimes}^{\oplus} \mathbf{B}[2i]^{\mathsf{T}}, \mathbf{A}[x]_{\otimes}^{\oplus} \mathbf{B}[2i+1]^{\mathsf{T}}\right], \forall i \in [0, \mathsf{vlene})$. (Since $\mathbf{A}[x]_{\otimes}^{\oplus} \mathbf{B}[j]^{\mathsf{T}}$ has shape $\lambda \times \lambda$, we can pack two of those results in a tile of shape $\lambda \times \kappa$.)

4 Case study: dgemm

The BLAS dgemm routine computes $\mathbf{C} \leftarrow \alpha \mathbf{AB} + \beta \mathbf{C}$, where \mathbf{C} is a $M \times N$ matrix, \mathbf{A} is a $M \times K$ matrix, \mathbf{B} is a $K \times N$ matrix, α and β are scalars. All data types are double-precision floating-point numbers. (We are ignoring the matrix transpose variants.)

Pseudo code for a vlen agnostic implementation of dgemm is shown in Figure 1. It consists of a double-nested parallel loop across the rows and columns of result matrix \mathbf{C} , Each iteration of the loop nest computes an $m \times n$ panel of \mathbf{C} in the *micro-kernel* μ dgemm, with $m = 4\lambda$ and $n = 4\kappa$ vlene. (For simplicity, we let M and N be integer multiples of m and n, respectively, so there are no loop remainders.)

Pseudo code for the micro-kernel in shown in Figure 2. It corresponds to the mapping of matrices to vector registers shown in Figure 3. The code, including the corresponding binary code, produces the correct result independent of the values of vlen and SEW, as long as they are both valid. We call this code vlen agnostic.

The micro-kernel works as follows. We first zero the contents of the $m \times n$ panel of ${\bf C}$ in registers v16-v31, using standard RISC-V vector instructions. We then iterate over the inner dimension. The outer loop proceeds in chunks of κ have load 4vlene, while the inner loop proceeds in chunks of κ . At each iteration of the outer (k) loop, we load 4vlene tiles of matrix ${\bf A}$ in registers v04-v07. This can be accomplished either with existing RISC-V indexed vector loads or with a new two-dimensional strided vector load. At each iteration of the inner (x) loop, we process one tile of ${\bf A}$ from each of those registers. At the beginning of each x iteration we load a $\kappa \times 4\kappa$ vlene panel of ${\bf B}$, corresponding to either 4vlene (if $\kappa = \lambda$) or 8vlene (if $\kappa = 2\lambda$) tiles of shape $\lambda \times \kappa$. These can also be viewed as 4vlene tiles of shape $\kappa \times \kappa$. We then multiply each of the 4 tiles of shape $\lambda \times \kappa$ in position x of registers v04-v07 by the 4vlene tiles of shape $\kappa \times \kappa$ in registers v08-v15. This updates the 16vlene tiles of ${\bf C}$ in registers v16-v31. At the end of the loop we will have computed ${\bf AB}$. The scaling by scalar α can be accomplished with existing RISC-V vector instructions, as can the addition of

```
\begin{aligned} \mathbf{procedure} & \operatorname{dgemm}(M,N,K,\alpha,\mathbf{A},\mathbf{B},\beta,\mathbf{C}) \\ & m \leftarrow 4\lambda \\ & n \leftarrow 4\kappa \\ & \mathbf{foreach}(I \leftarrow 0; I < M; I \leftarrow I + m) \\ & \mathbf{foreach}(J \leftarrow 0; J < N; J \leftarrow J + n) \\ & \mu \mathrm{dgemm}(K,\alpha,\mathbf{A}(I:m.:),\mathbf{B}(:,J:n),\beta,\mathbf{C}(I:m,J:n)) \\ & \mathbf{end} \\ & \mathbf{end} \end{aligned}
```

Figure 1: The (M, N, K) BLAS routine dgemm can be implemented as a two-dimensional parallel loop, each iteration computing a $m \times n$ panel of the result matrix \mathbf{C} . The computation of each panel is performed by a micro-kernel that takes as input a block of m rows of \mathbf{A} and a block of n columns of \mathbf{B} .

 β **C**. The loading and storing of the panel of **C** can again use either indexed vector load instructions or a new two-dimensional strided vector load.

The binary code in Figure 2 is agnostic to the value of vlen, producing the correct result in every case. The computational intensity (η) , defined as the ratio of floating-point operations by the number of elements transferred, can be computed as follows. Each iteration of the outer loop of Figure 2 loads $4\lambda\kappa$ vlene elements of matrix **A**. Each iteration of the inner loop of Figure 2 loads $4\kappa^2$ vlene elements of matrix **B**. Therefore, the total number of elements loaded in each iteration of the outer loop is 4κ vlene($\lambda + \kappa$ vlene). Each mgemmx instruction in the inner loop performs $\lambda\kappa^2$ multiply-adds for each tile of matrix **C** produced, or $\lambda\kappa^2$ vlene multiply-adds per instruction. Since there are 16 instructions in the inner loop body and that body is executed vlene time per iteration of the outer loop, we perform $32\lambda\kappa^2$ velene² multiply-adds per iteration of the outer loop. Therefore, the computational intensity is

$$\eta = \frac{32\lambda\kappa^2 \text{vlene}^2}{4\kappa \text{vlene}(\lambda + \kappa \text{vlene})} = 8 \frac{\lambda\kappa \text{vlene}}{\lambda + \kappa \text{vlene}} = \left\{ \begin{array}{cc} 8 \frac{\lambda \text{vlene}}{1 + \text{vlene}} & (\kappa = \lambda) \\ 16 \frac{\lambda \text{vlene}}{1 + \text{vlene}} & (\kappa = 2\lambda) \end{array} \right.$$

The computational intensity scales with λ , which is proportional to the square root of SEW. Furthermore, the computational intensity is highest when the tiles are square. At the limit vlene $\to \infty$, both computational intensities converge to 8λ . At the other extreme, when vlene = 1, the computational intensities are 4λ ($\kappa = \lambda$) and $\frac{16}{3}\lambda$ ($\kappa = 2\lambda$).

```
procedure \mudgemm(K, \alpha, \mathbf{A}, \mathbf{B}, \beta, \mathbf{C})
                 v16 v17 v18 v19
                  v20
                               v21
                                             v22
                                                           v23
                                                                             \leftarrow 0
                                                           v27
                  v24
                               v25
                                             v26
                  v28
                               v29
                                           v30 v31
           \bar{\mathbf{for}}(k \leftarrow 0; k < K; k \leftarrow k + \kappa \times \mathsf{vlene})
                      v04 \leftarrow \mathbf{A}(0 \times \lambda : \lambda, k : \kappa \times vlene)
                      v05 \leftarrow \mathbf{A}(1 \times \lambda : \lambda, k : \kappa \times vlene)
                      v06 \leftarrow \mathbf{A}(2 \times \lambda : \lambda, k : \kappa \times vlene)
                      v07 \leftarrow \mathbf{A}(3 \times \lambda : \lambda, k : \kappa \times vlene)
                      \mathbf{for}(x \leftarrow 0; x < \mathsf{vlene}; x \leftarrow x + 1)
                                   (v08, v09) \leftarrow \mathbf{B}(k : \kappa, 0 \times \kappa \times vlene : \kappa \times vlene)
                                   (v10, v11) \leftarrow \mathbf{B}(k : \kappa, 1 \times \kappa \times \text{vlene} : \kappa \times \text{vlene})
                                   (v12, v13) \leftarrow \mathbf{B}(k : \kappa, 2 \times \kappa \times vlene : \kappa \times vlene)
                                   (v14, v15) \leftarrow \mathbf{B}(k : \kappa, 3 \times \kappa \times vlene : \kappa \times vlene)
                                  \operatorname{mgemmx} \langle \operatorname{fp64}, \operatorname{SEW}, \times, + \rangle (\operatorname{v04}, (\operatorname{v08}, \operatorname{v09}), \operatorname{v16}, x)
                                  \operatorname{mgemmx} \langle \operatorname{fp64}, \operatorname{SEW}, \times, + \rangle (\operatorname{v04}, (\operatorname{v10}, \operatorname{v11}), \operatorname{v17}, x)
                                  \operatorname{mgemmx} \langle \operatorname{fp64}, \operatorname{SEW}, \times, + \rangle (\operatorname{v04}, (\operatorname{v12}, \operatorname{v13}), \operatorname{v18}, x)
                                  mgemmx\langle fp64, SEW, \times, +\rangle (v04, (v14, v15), v19, x)
                                  mgemmx\langle fp64, SEW, \times, + \rangle (v05, (v08, v09), v20, x)
                                  \operatorname{mgemmx} \langle \operatorname{fp64}, \operatorname{SEW}, \times, + \rangle (\operatorname{v05}, (\operatorname{v10}, \operatorname{v11}), \operatorname{v21}, x)
                                  \operatorname{mgemmx} \langle \operatorname{fp64}, \operatorname{SEW}, \times, + \rangle (\operatorname{v05}, (\operatorname{v12}, \operatorname{v13}), \operatorname{v22}, x)
                                  \operatorname{mgemmx} \langle \operatorname{fp64}, \operatorname{SEW}, \times, + \rangle (\operatorname{v05}, (\operatorname{v14}, \operatorname{v15}), \operatorname{v23}, x)
                                  mgemmx\langle fp64, SEW, \times, +\rangle (v06, (v08, v09), v24, x)
                                  mgemmx\langle fp64, SEW, \times, + \rangle (v06, (v10, v11), v25, x)
                                  mgemmx\langle fp64, SEW, \times, + \rangle (v06, (v12, v13), v26, x)
                                  \operatorname{mgemmx} \langle \operatorname{fp64}, \operatorname{SEW}, \times, + \rangle (\operatorname{v06}, (\operatorname{v14}, \operatorname{v15}), \operatorname{v27}, x)
                                  \operatorname{\mathsf{mgemmx}} \langle \operatorname{\mathsf{fp64}}, \operatorname{\mathsf{SEW}}, \times, + \rangle (\operatorname{\mathsf{v07}}, (\operatorname{\mathsf{v08}}, \operatorname{\mathsf{v09}}), \operatorname{\mathsf{v28}}, x)
                                  \operatorname{mgemmx} \langle \operatorname{fp64}, \operatorname{SEW}, \times, + \rangle (\operatorname{v07}, (\operatorname{v10}, \operatorname{v11}), \operatorname{v29}, x)
                                  \operatorname{mgemmx} \langle \operatorname{fp64}, \operatorname{SEW}, \times, + \rangle (\operatorname{v07}, (\operatorname{v12}, \operatorname{v13}), \operatorname{v30}, x)
                                  \operatorname{mgemmx} \langle \operatorname{fp64}, \operatorname{SEW}, \times, + \rangle (\operatorname{v07}, (\operatorname{v14}, \operatorname{v15}), \operatorname{v31}, x)
                      end
           end
           (v16, v17, \dots, v31) \leftarrow \alpha \times (v16, v17, \dots, v31)
                               v16 v17 v18 v19
                               v28 v29 v30 v31
end
```

Figure 2: The micro-kernel of the BLAS routine dgemm computes a $4\lambda \times 4\kappa$ vlene panel of the result matrix **C**. The body of the innermost loop is executed once for each tile of the **A** registers. In the body, it updates $16 \times \text{vlen}$ tiles of **C**, each with either one or two products of a tile of **A** and a tile of **B**.

	$\begin{bmatrix} v08 \\ [B_{0,0} & B_{0,1} \end{bmatrix}$	v10 $\left[\begin{array}{cc} ext{V10} \\ B_{0,4} & B_{0,5} \end{array}\right]$	$\begin{bmatrix} v12 \\ B_{0,8} & B_{0,9} \end{bmatrix}$	v14 $\begin{bmatrix} B_{0,12} & B_{0,13} \end{bmatrix}$
	$\begin{bmatrix} v09 \\ [B_{0,2} & B_{0,3} \end{bmatrix}$	v11 $\begin{bmatrix} B_{0,6} & B_{0,7} \end{bmatrix}$	$\begin{bmatrix} v12 \\ [\ B_{0,8} B_{0,9} \] \\ v13 \\ [\ B_{0,10} B_{0,11} \] \\ \end{bmatrix}$	v15 [$B_{0,14} B_{0,15}$]
$ \begin{array}{c c} $	$\begin{bmatrix} v16 \\ \left[\begin{array}{cc} C_{0,0} & C_{0,1} \end{array} \right]$	v17 $\begin{bmatrix} C_{0,2} & C_{0,3} \end{bmatrix}$	$ \begin{array}{c} v18 \\ [\ C_{0,4} C_{0,5} \] \\ v22 \\ [\ C_{1,4} C_{1,5} \] \\ v26 \\ [\ C_{2,4} C_{2,5} \] \end{array} $	v19 $\begin{bmatrix} C_{0,6} & C_{0,7} \end{bmatrix}$
$\begin{bmatrix} v05 \\ A_{1,0} & A_{1,1} \end{bmatrix}$	$\begin{bmatrix} v20 \\ [\ C_{1,0} C_{1,1} \] \end{bmatrix}$	$\begin{bmatrix} v21 \\ C_{1,2} & C_{1,3} \end{bmatrix}$	$\begin{bmatrix} v22 \\ C_{1,4} & C_{1,5} \end{bmatrix}$	$\begin{bmatrix} v23 \\ C_{1,6} & C_{1,7} \end{bmatrix}$
$\begin{bmatrix} v06 \\ A_{2,0} & A_{2,1} \end{bmatrix}$	$\begin{bmatrix} v24 \\ [\ C_{2,0} \ \ C_{2,1} \] \end{bmatrix}$	v25 [$C_{2,2}$ $C_{2,3}$]	$\begin{bmatrix} v26 \\ C_{2,4} & C_{2,5} \end{bmatrix}$	$\left[\begin{array}{c}v27\\ C_{2,6} & C_{2,7}\end{array}\right]$
			$egin{array}{ccc} {\sf v30} \ [\ C_{3,4} & C_{3,5} \] \end{array}$	

Figure 3: Register layout for the dgemm micro-kernel. Each inner-most iteration of the micro-kernel updates a $4\lambda \times 4\kappa$ vlene panel of ${\bf C}$ with the product of a $4\lambda \times \kappa$ panel of ${\bf A}$ by a $\kappa \times 4\kappa$ vlene panel of ${\bf B}$. There are 8 vectors assigned to ${\bf B}$ (v08–v15), 4 vectors assigned to ${\bf A}$ (v04–v07), and 16 registers assigned to ${\bf C}$ (v16–v31). If $\kappa = 2\lambda$, all 8 registers assigned to ${\bf B}$ are used. Otherwise, only 4 of those registers are used. The subscripted A, B, and C represent $\lambda \times \kappa$ tiles of matrices ${\bf A}$, ${\bf B}$, and ${\bf C}$, respectively.