


## Option A: 1 Matrix per vector register



- An L-word vector register holds an  $\lambda \times \lambda$  matrix,  $\lambda = \sqrt{L}$
- 16 registers hold a  $4\lambda \times 4\lambda$  panel of C
- 4 registers hold a  $4\lambda \times \lambda$  panel of A
- 4 registers hold a  $\lambda \times 4\lambda$  panel of B
- We compute  $C_{4\lambda \times 4\lambda} \leftarrow A_{4\lambda \times \lambda} \times B_{\lambda \times 4\lambda} + C_{4\lambda \times 4\lambda}$
- Total of  $4\lambda \times 4\lambda \times \lambda = 16\lambda^3$  multiply-adds
- Minimum time =  $\lambda\Delta$  cycles
- Maximum computation rate  $R = \frac{16\lambda^3}{\lambda 4} = 4\lambda^2 = 4L$
- This is the upper bound with 16 registers for *C*
- Total of  $8\lambda^2$  elements loaded ( $8\lambda/\Lambda$  words/cycle)
- Computational intensity  $\eta = \frac{16\lambda^3}{8\lambda^2} = 2\lambda$  madds/word
- This works for L = 4, 16, 64, ... words
- Single- and double-precision are incompatible

## **Option A: Compute instructions**







- rank- $\lambda$  update (matrix multiply)
  - $C_{\lambda \times \lambda} \leftarrow \pm A_{\lambda \times \lambda} \times B_{\lambda \times \lambda} \pm C_{\lambda \times \lambda}$
  - Computations:  $\lambda^3$  madds/instruction
  - Latency:  $\lambda\Delta$
  - Must dispatch/issue 4 computational instructions/operations every  $\lambda$  cycles to achieve maximum computation rate (4L madds/cycle)

- rank-1 update (outer product)
  - $C_{\lambda \times \lambda} \leftarrow \pm A^j \times B_i \pm C_{\lambda \times \lambda}$  (usually i = j)
  - Computations:  $\lambda^2$  madds/instruction
  - Latency: Δ
  - Must dispatch/issue 4 computational instructions/operations every cycle to achieve maximum computation rate (4L madds/cycle)
  - rank- $\lambda$  update can be cracked into  $\lambda$  rank-1 updates

## Option A: Software impact





- Before the compute kernel is executed, the input matrices are packed to optimize streaming performance
- A panels are typically formatted as column-major matrices of shape  $4\lambda \times K$
- **B** panels are typically formatted as row-major matrices of shape  $K \times 4\lambda$
- For Option A to work, both A and B must be packed into  $\lambda \times \lambda$  blocks
- Both the compute and packing kernels must be modified to support matrix operations
- C panel must also be reformatted for load/store