Integrated Matrix Extension (IME)

Task Group Meeting

Guido Araujo Jose Moreira

07/15/24

- Update on working groups and TG schedule
- Revisiting options
- [Abel] Updates on Option D
- [Jose] Updates on Option C*

- Update on working groups and TG schedule
- Revisiting options
- [Abel] Updates on Option D
- [Jose] Updates on Option C*


Working groups

Group	Coordinator	Members
Option A and A*	Marc Casas	Huayue Liang, Erich Focht
Option B		
Option C and C*	Jose Moreira	
Option D	Abel Bernabeu	
Option E	Jim (CN.Ke)	Yi-Xuan.Huang
Workloads and benchmarking	Guido Araujo	

Update on TG schedule (Previous)

Task Del.	Dal	Task Description	Meetings											
	. Task Description	1	2	3	4	5	6	7	8	9	10	11	12	
1		Architectural features												
3		a. uArch: Overall analysis												
6		b. uArch: Memory access analysis												
2		c. ISA: Matrix data encoding												
4		d. ISA: Register usage and mapping												
6		e. ISA: Data type and geometry configuration												
5		f. ISA: Binary compatibility												
6		g. ISA: Computation operations definition												
7		h. ISA: Instruction encoding												
8		Workloads and bechmarking												
9		a. ML: T-Head profiling and ConvBench												
10		b. HPC: Polybench												
11		c. ML: POWER10 MMA transfers												
12		d. Workload analysis												
13		Quantitative analysis												
14		a. QEMU modelling												
15		b. Performace evaluation												
16		Definition of the final architecture												
17		a. RVM ISA v0												
18		b. RVM ISA v1												
19		RVM Spec writing												

Delivery date
Still discussing
Not touched



Update on TG schedule (Current)


Task Del.	Dal	el. Task Description	Meetings												
	Dei.		1	2	3	4	5	6	7	8	9	10	11	12	
1	1 Architectural features														
2		a. uArch: Overall analysis	>												
3		b. uArch: Memory access analysis	>						^						
4		c. ISA: Matrix data encoding								7 /					
5		d. ISA: Register usage and mapping								7					
6		e. ISA: Data type and geometry configuration													
7		f. ISA: Binary compatibility								*					
8		g. ISA: Computation operations definition													
9		h. ISA: Instruction encoding													
10	10 Workloads and bechmarking														
11		 a. ML: T-Head profiling and ConvBench 	>												
12		b. HPC: Polybench			>										
13		c. ML: POWER10 MMA transfers		\											
14		d. Workload analysis													
15		Quantitative analysis													
16		a. QEMU modelling													
17		b. Performace evaluation													
18	Definition of the final architecture														
19		a. RVM ISA v0													
20		b. RVM ISA v1													
21		RVM Spec writing													

Delivery date
Still discussing
Not touched



- Update on working groups and TG schedule
- Revisiting options
- [Abel] Updates on Option D
- [Jose] Updates on Option C*


CI Analysis



✓ All but C



CI Analysis considering datatypes



✓ Options A*, C*, D and E

X Options B and C

Conclusions

- Rule out: A, B and C X
- Candidates: A*, C*, D and E
- Waiting for selected chairs....

- Update on working groups and TG schedule
- Revisiting options
- [Abel] Updates on Option D
- [Jose] Updates on Option C*