

C A A A A
A AA
A A A

| Cape Use | PIN | PROC NAME | NAME | MODE0 | MODE1 | MODE2 | MODE3 | MODE4 | MODE5 | MODE6 | MODE7 |
|----------|-----|-----------|------------|-----------------|----------------|------------------|------------------|--------------------|-----------------------------|---------------------|-----------|
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | R9 | GPIO1_6 | gpmc_ad6 | mmc1_dat6 | | | | - | - | gpio1[6] |
| | | T9 | GPIO1_7 | gpmc_ad7 | mmc1_dat7 | | | | - | - | gpio1[7] |
| | | R8 | GPIO1_2 | gpmc_ad2 | mmc1_dat2 | | | | - | - | gpio1[2] |
| | | T8 | GPIO1_3 | gpmc_ad3 | mmc1_dat3 | | | | - | - | gpio1[3] |
| | 7 | R7 | TIMER4 | gpmc_advn_ale | | timer4 | | | - | - | gpio2[2] |
| | 8 | T7 | TIMER7 | gpmc_oen_ren | | timer7 | | | - | - | gpio2[3] |
| C | 9 | T6 | TIMER5 | gpmc_be0n_cle | | timer5 | | | - | - | gpio2[5] |
| N C | 10 | U6 | TIMER6 | gpmc_wen | | timer6 | | | - | - | gpio2[4] |
| R C | 11* | R12 | GPIO1_13 | gpmc_ad13 | lcd_data18 | mmc1_dat5* | mmc2_dat1 | eQEP2B_in | pr1_mii0_txd1 | pr1_pru0_pru_r30_15 | gpio1[13] |
| R | 12* | T12 | GPIO1_12 | gpmc_ad12 | lcd_data19 | mmc1_dat4* | mmc2_dat0 | EQEP2A_IN | pr1_mii0_txd2 | pr1_pru0_pru_r30_14 | gpio1[12] |
| N C | 13* | T10 | EHRPWM2B | gpmc_ad9 | lcd_data22 | mmc1_dat1* | mmc2_dat5 | ehrpwm2B | pr1_mii0_col | - | gpio0[23] |
| | 14* | T11 | GPIO0_26 | gpmc_ad10 | lcd_data21 | mmc1_dat2* | mmc2_dat6 | ehrpwm2_tripzone | pr1_mii0_txen | - | gpio0[26] |
| | 15* | U13 | GPIO1_15 | gpmc_ad15 | lcd_data16 | mmc1_dat7* | mmc2_dat3 | eQEP2_strobe | pr1_ecap0_ecap_capin_apwm_o | pr1_pru0_pru_r31_15 | gpio1[15] |
| | 16* | V13 | GPIO1_14 | gpmc_ad14 | lcd_data17 | mmc1_dat6* | mmc2_dat2 | eQEP2_index | pr1_mii0_txd0 | pr1_pru0_pru_r31_14 | gpio1[14] |
| | 17* | U12 | GPIO0_27 | gpmc_ad11 | lcd_data20 | mmc1_dat3* | mmc2_dat7 | ehrpwm0_synco | pr1_mii0_txd3 | - | gpio0[27] |
| | 18 | V12 | GPIO2_1 | gpmc_clk_mux0 | lcd_memory_clk | gpmc_wait1 | mmc2_clk | | pr1_mdio_mdclk | mcasp0_fsr | gpio2[1] |
| N A | 19* | U10 | EHRPWM2A | gpmc_ad8 | lcd_data23 | mmc1_dat0* | mmc2_dat4 | ehrpwm2A | pr1_mii_mt0_clk | - | gpio0[22] |
| | | V9 | GPIO1_31 | gpmc_csn2 | gpmc_be1n | mmc1_cmd* | | pr1_edio_data_out7 | pr1_pru1_pru_r30_13 | pr1_pru1_pru_r31_13 | gpio1[31] |
| | | U9 | GPIO1_30 | gpmc_csn1 | gpmc_clk | mmc1_clk* | | pr1_edio_data_out6 | pr1_pru1_pru_r30_12 | pr1_pru1_pru_r31_12 | gpio1[30] |
| | | V8 | GPIO1_5 | gpmc_ad5 | mmc1_dat5 | | | - | - | - | gpio1[5] |
| | | U8 | GPIO1_4 | gpmc_ad4 | mmc1_dat4 | | | - | - | - | gpio1[4] |
| | | V7 | GPIO1_1 | gpmc_ad1 | mmc1_dat1 | | | - | - | - | gpio1[1] |
| | | U7 | GPIO1_0 | gpmc_ad0 | mmc1_dat0 | | | - | - | - | gpio1[0] |
| | 26 | V6 | GPIO1_29 | gpmc_csn0 | | | | - | - | - | gpio1[29] |
| W | 27* | U5 | GPIO2_22 | lcd_vsync* | gpmc_a8 | | | pr1_edio_data_out2 | pr1_pru1_pru_r30_8 | pr1_pru1_pru_r31_8 | gpio2[22] |
| W | 28* | V5 | GPIO2_24 | lcd_pclk* | gpmc_a10 | | | pr1_edio_data_out4 | pr1_pru1_pru_r30_10 | pr1_pru1_pru_r31_10 | gpio2[24] |
| W | 29* | R5 | GPIO2_23 | lcd_hsync* | gpmc_a9 | | | pr1_edio_data_out3 | pr1_pru1_pru_r30_9 | pr1_pru1_pru_r31_9 | gpio2[23] |
| W | 30* | R6 | GPIO2_25 | lcd_ac_bias_en* | gpmc_a11 | | | pr1_edio_data_out5 | pr1_pru1_pru_r30_11 | pr1_pru1_pru_r31_11 | gpio2[25] |
| | 31* | V4 | UART5_CTSN | lcd_data14* | gpmc_a18 | eQEP1_index | mcasp0_axr1 | uart5_rxd | pr1_mii0_rxd3 | uart5_ctsn | gpio0[10] |
| | 32* | T5 | UART5_RTSN | lcd_data15* | gpmc_a19 | eQEP1_strobe | mcasp0_ahclkx | mcasp0_axr3 | pr1_mii0_rxdv | uart5_rtsn | gpio0[11] |
| R C | 33* | V3 | UART4_RTSN | lcd_data13* | gpmc_a17 | eQEP1B_in | mcasp0_fsr | mcasp0_axr3 | pr1_mii0_rxer | uart4_rtsn | gpio0[9] |
| | 34* | U4 | UART3_RTSN | lcd_data11* | gpmc_a15 | ehrpwm1B | mcasp0_ahclkx | mcasp0_axr2 | pr1_mii0_rxd0 | uart3_rtsn | gpio2[17] |
| R | 35* | V2 | UART4_CTSN | lcd_data12* | gpmc_a16 | eQEP1A_in | mcasp0_aclkr | mcasp0_axr2 | pr1_mii0_rxlink | uart4_ctsn | gpio0[8] |
| | 36* | U3 | UART3_CTSN | lcd_data10* | gpmc_a14 | ehrpwm1A | mcasp0_axr0 | - | pr1_mii0_rxd1 | uart3_ctsn | gpio2[16] |
| | 37* | U1 | UART5_TXD | lcd_data8* | gpmc_a12 | ehrpwm1_tripzone | mcasp0_aclkx | uart5_txd | pr1_mii0_rxd3 | uart2_ctsn | gpio2[14] |
| N C | 38* | U2 | UART5_RXD | lcd_data9* | gpmc_a13 | ehrpwm0_synco | mcasp0_fsx | uart5_rxd | pr1_mii0_rxd2 | uart2_rtsn | gpio2[15] |
| W | 39* | T3 | GPIO2_12 | lcd_data6* | gpmc_a6 | | eQEP2_index | pr1_edio_data_out6 | pr1_pru1_pru_r30_6 | pr1_pru1_pru_r31_6 | gpio2[12] |
| W | 40* | T4 | GPIO2_13 | lcd_data7* | gpmc_a7 | | eQEP2_strobe | pr1_edio_data_out7 | pr1_pru1_pru_r30_7 | pr1_pru1_pru_r31_7 | gpio2[13] |
| W | 41* | T1 | GPIO2_10 | lcd_data4* | gpmc_a4 | | eQEP2A_in | - | pr1_pru1_pru_r30_4 | pr1_pru1_pru_r31_4 | gpio2[10] |
| W | 42* | T2 | GPIO2_11 | lcd_data5* | gpmc_a5 | | eQEP2B_in | - | pr1_pru1_pru_r30_5 | pr1_pru1_pru_r31_5 | gpio2[11] |
| N C | 43* | R3 | GPIO2_8 | lcd_data2* | gpmc_a2 | | ehrpwm2_tripzone | - | pr1_pru1_pru_r30_2 | pr1_pru1_pru_r31_2 | gpio2[8] |
| N | 44* | R4 | GPIO2_9 | lcd_data3* | gpmc_a3 | | ehrpwm0_synco | - | pr1_pru1_pru_r30_3 | pr1_pru1_pru_r31_3 | gpio2[9] |
| N | 45* | R1 | GPIO2_6 | lcd_data0* | gpmc_a0 | | ehrpwm2A | - | pr1_pru1_pru_r30_0 | pr1_pru1_pru_r31_0 | gpio2[6] |
| N C | 46* | R2 | GPIO2_7 | lcd_data1* | gpmc_a1 | | ehrpwm2B | - | pr1_pru1_pru_r30_1 | pr1_pru1_pru_r31_1 | gpio2[7] |

