


CS223-1 Digital Design
LAB 1 Preliminary Report
Ege İpekci 21902333
24.04.2023

Lab 01 Preliminary Work

Ege Ipekci
21002933

Half Adder Circuit Schematic:




IC List

- ① One 74LS86 Quad 2-input XOR Gate
- ② One 74LS08 Quad 2-input AND Gate

* 74LS86
GND - 7
+5V - 14

* 74LS08
GND - 7
+5V - 14

Half Subtractor Circuit Schematic:



IC List


- ① One 74LS86 Quad 2-input XOR Gate
- ② One 74LS04 Hex Inverting Gate
- ③ One 74LS08 Quad 2-input AND Gate

* 74LS86
GND - 7
+5V - 14

* 74LS04
GND - 7
+5V - 14

* 74LS08
GND - 7
+5V - 14

Full Adder Circuit Schematic:



IC List

- ① Two 74LS86 Quad 2-input XOR Gate
- ② Two 74LS08 Quad 2-input AND Gate
- ③ One 74LS32 Quad 2-input OR Gate

* 74LS86

GND-7
+5V-14


* 74LS08

GND-7
+5V-14

* 74LS32

GND-7
+5V-14

Full Subtractor Circuit Schematic:



IC List

- ① Two 74LS86 Quad 2-input XOR Gate
- ② Two 74LS04 HEX Inverting Gate
- ③ Two 74LS08 Quad 2-input AND Gate
- ④ One 74LS32 Quad 2-input OR Gate

* 74LS86

GND-7
+5V-14

* 74LS04

GND-7
+5V-14

* 74LS08


GND-7
+5V-14

* 74LS32

GND-7
+5V-14

Three-input XOR Gate with two-input XOR Gates Circuit

Schematic: $F = A \oplus B \oplus C$



IC List

① Two 74LS86 Quad 2-input XOR Gate

* 74LS86

GND - 7

+5V - 14