
## **VERSION HISTORY**


## Index:


P14 CTP P15 KEY/DEBUG P16 WIFI+BT P17 SENSOR

P01 VERSION HISTORY
P02 BLOCK DIAGRAM
P03 POWER TREE
P04 GPIO ASSIGNMENT
P05 PMIC
P06 SOC-SYS
P07 SOC-GPIO
P08 LPDDR3
P09 FLASH
P10 AUDIO
P11 USB/T-CARD
P12 CAMREA
P13 LCM

Revision	Description	Date	Drawn	Checked	Approved
Ver 1.0	Release version	2020-03-12			
Ver 1.1	1. PO3 page , Instructions for modifying Power Tree.	2020-06-28			
	2. Update A100 symbol, and modify A100 description as A100_A133.				
	3. P10 page, Modify the group value of power amplifier feedback resistors R22 and R24 to 100K.				
	4. P13 page ,Modify R53 resistance value to 1.8K.				
	5. Delete AC101 design, and delet R97/R108.				
	6. Delete the description of the camera module about the I2C design.				







## **GPIO ASSIGNMENT**

PIN	Define	CFG	Function	
PB0	CPUX_TMS	4		
PB1	CPUX_TCK	4	DEBUG	
PB2	CPUX_TDO	4	DEBUG	
PB3	CPUX_TDI	4		
PB4		3		
PB5		3		
PB6		3	GPIO	
PB7		3		
PB8	LCD-BL-EN	3		
PB9	CPUX_TX	2	DEBUG	
PB10	CPUX_RX	2	DEDUG	

PIN	Define	CFG	Function
PE0	MCSI_MCLK	2	
PE1	MCSI_SCK	2	
PE2	MCSI_SDA	2	
PE3			
PE4			CSI
PE5			031
PE6	MCSIB_STBY_F	1	
PE7	MCSIB_RST_F	1	
PE8	MCSIA_STBY_R	1	
PE9	MCSIA_RST_R	1	

PHO TWIO_SCK 2 PH1 TWIO_SDA 2 PH2 TWI1_SCK 2 PH3 TWI1_SDA 2 PH4 PS-EINT 1 PH5	PIN	Define	CFG	Function
PH2 TWI1_SCK 2 PH3 TWI1_SDA 2 PH4 PS-EINT 1 PH5 PH6 PA_SHDN 0 PH7 PH8 USB0_ID_SOC 0 PH9 CTP_INT 0 PH10 CTP_RST 1 PH11 GS-INT 0 PH12 PH13 PH14 PH15 PH16 PH17 PH18	PH0	TWI0_SCK	2	
PH2 TWI1_SCK 2 PH3 TWI1_SDA 2 PH4 PS-EINT 1 PH5 PH6 PA_SHDN 0 PH7 PH8 USB0_ID_SOC 0 PH9 CTP_INT 0 GPIO PH10 CTP_RST 1 PH11 GS-INT 0 PH12 PH13 PH14 PH15 PH16 PH17 PH18	PH1	TWI0_SDA	2	TWIT
PH4 PS-EINT 1 PH5 PH6 PA_SHDN 0 PH7 PH8 USB0_ID_SOC 0 PH9 CTP_INT 0 PH10 CTP_RST 1 PH11 GS-INT 0 PH12 PH13 PH14 PH15 PH16 PH17 PH18	PH2	TWI1_SCK	2	]
PH5 PH6 PA_SHDN 0 PH7 PH8 USB0_ID_SOC 0 PH9 CTP_INT 0 PH10 CTP_RST 1 PH11 GS-INT 0 PH12 PH13 PH14 PH15 PH16 PH17 PH18	PH3	TWI1_SDA	2	1
PH6 PA_SHDN 0 PH7 PH8 USB0_ID_SOC 0 PH9 CTP_INT 0 PH10 CTP RST 1 PH11 GS-INT 0 PH12 PH13 PH14 PH15 PH16 PH17 PH18	PH4	PS-EINT	1	
PH7 PH8 USB0_ID_SOC	PH5			
PH8 USB0_ID_SOC 0 PH9 CTP_INT 0 PH10 CTP RST 1 PH11 GS-INT 0 PH12 PH13 PH14 PH15 PH16 PH17 PH18	PH6	PA_SHDN	0	
PH9 CTP_INT 0 GPIO PH10 CTP RST 1 PH11 GS-INT 0 PH12 PH13 PH14 PH15 PH16 PH17 PH18	PH7			
PH10 CTP RST 1 PH11 GS-INT 0 PH12 PH13 PH14 PH15 PH16 PH17 PH18	PH8	USB0_ID_SOC	0	
PH11 GS-INT 0 PH12 PH13 PH14 PH15 PH16 PH17 PH18	-		0	GPIO
PH11 GS-INT 0 PH12 PH13 PH14 PH15 PH16 PH17 PH18	PH10	CTP RST	1	Ī
PH13 PH14 PH15 PH16 PH17 PH18			0	Ī
PH14 PH15 PH16 PH17 PH18	PH12			Ī
PH15 PH16 PH17 PH18	PH13			Ī
PH16 PH17 PH18	PH14			Ī
PH17 PH18	PH15			Ī
PH18	PH16			Ī
-	PH17			]
PH19	PH18			Ī
	PH19			

PIN	Define	CFG	Function
PC0	NAND_WE/SDC2_DS	2/3	
PC1	NAND_ALE/SDC2_RST	2/3	
PC2	NAND_CLE	2	
PC3	NAND_CE1	2	
PC4	NAND_CE0	2	
PC5	NAND_RE/SDC2_CLK	2/3	
PC6	NAND_RB0/SDC2_CMD	2/3	
PC7	NAND_RB1	2	NAND/eMMC
PC8	NAND_DQ7/SDC2_D3	2/3	
PC9	NAND_DQ6/SDC2_D4	2/3	
PC10	NAND_DQ5/SDC2_D0	2/3	
PC11	NAND_DQ4/SDC2_D5	2/3	
PC12	NAND_DQS	2	
PC13	NAND_DQ3/SDC2_D1	2/3	
PC14	NAND_DQ2/SDC2_D6	2/3	
PC15	NAND_DQ1/SDC2_D2	2/3	
PC16	NAND_DQ0/SDC2_D7	2/3	

PIN	Define	CFG	Function
PF0	SDC0_D1	2	
PF1	SDC0_D0	2	
PF2	SDC0_CLK	2	
PF3	SDC0_CMD	2	CARD
PF4	SDC0_D3	2	
PF5	SDC0_D2	2	
PF6	SDCO_DET	0	

D. T. 1.	B 61	0.00	
PIN	Define	CFG	Function
PL0	PMU_SCK	2	
PL1	PMU_SDA	2	Ī
PL2	BT_RST_N	1	
PL3	BT_WAKE_AP	0	
PL4	AP_WAKE_BT	1	CPUS
PL5	WL_PMU_EN	1	CIUS
PL6	WL_WAKE_AP	0	
PL7	CPUS-TDI	2	
PL8	USB1-DRVVBUS	1	
PL9	EINT-HAL	0	
PL10	KD-EINT	0	
	LED-EN	1	

PIN	Define	CFG	Function
PD0	LCD_D2	2	
PD1	LCD_D3	2	
PD2	LCD_D4	2	
PD3	LCD_D5	2	
PD4	LCD_D6	2	
PD5	LCD_D7	2	
PD6	LCD_D10	2	
PD7	LCD_D11	2	
PD8	LCD_D12	2	
PD9	LCD_D13	2	
PD10			
PD11			LCD
PD12			
PD13			
PD14			
PD15			
PD16			
PD17			
PD18			
PD19			
PD20			
PD21			
PD22	LCD_RST	1	
PD23	LCD_PWM	3	

PIN	Define	CFG	Function
PG0	WL_SDIO_CLK	2	
PG1	WL_SDIO_CMD	2	
PG2	WL_SDIO_D0	2	
PG3	WL_SDIO_D1	2	
PG4	WL_SDIO_D2	2	
PG5	WL_SDIO_D3	2	
PG6	BT_UART_RX	2	WIFI/BT
PG7	BT_UART_TX	2	WIFI/BI
PG8	BT_UART_CTS	2	
PG9	BT_UART_RTS	2	
PG10	BT_PCM_CLK	3	
PG11	BT_PCM_SYNC	3	
PG12	BT_PCM_DIN	3	
PG13	BT_PCM_DOUT	3	İ



AllWinner Technology Co.,Ltd
Design Name
A100\_A133\_B3\_AXP707\_LPDDR3

Size Page Name 04 GPIO ASSIGNMENT

Thursday, September 09, 2021 Sheet 4 of

