


AMOLED Power Solution

1 General Description

The BV6802/A is a highly integrated power solution for AMOLED Display application, which uses a single-inductor-bipolar-output (SIBO) converter and three linear low-dropout regulators (LDO) to generate two positive and one negative voltage outputs. It does not need an extra charge pump circuit to generate the negative voltage output so that external capacitors required by the charge pump circuit can be eliminated and the pcb space can be achieved with very small.

The output voltages can be adjusted by SWIRE pin. Compared with the scheme of generating negative voltage by a charge pump circuit, the best energy conversion efficiency can only be obtained near the negative voltage ratio provided by its charge pump circuit. This SIBO architecture can provide a stable high conversion efficiency throughout the entire negative voltage adjusting range. Therefore, this solution can provide the optimal negative voltage output value according to different brightness requirements to reduce the power consumption of the AMOLED display significantly. This is the best solution that can optimize the solution form factor as well as display power consumption.

With its input voltage range from 2.9V to 5.5V, BV6802/A is optimized for products powered by single-cell batteries with output currents up to 80mA. The BV6802/A is available in the WL-CSP-16B 1.64mm x 1.64mm package.



2 Features


- Input Voltage Range: 2.9V to 5.5V
- Positive Output Voltage AVDD: 2.6V to 3.5V (BV6802 Default is 2.8V±1%)
 (BV6802A Default is 3.3V±1%)
- Positive Output Voltage OVDD Range: 2.6V to 5.3V (Default is 4.6V±1%)
- Negative Output Voltage OVSS Range: -0.6V to -4.7V (Default is -2.4V±1%)
- Low Quiescent Current: 70μA
- AVDD Max. Loading is 20mA, OVDD and OVSS Max. loading is 100mA
- Low Output Ripple
- Built-in Internal Soft start
- UVLO, UVP, SCP, OCP, OTP, and SSP protection

3 Applications

Wearable AMOLED Product


4 Ordering Information

BV6802(A)W




Note:

Bravotek products are RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020Package Information






5 Application Circuit



Selectable Model

Model	Output Voltage
BV6802	AVDD(VCI)=2.8V, OVDD(ELVDD)=4.6V, OVSS(ELVSS)=-2.4V
BV6802A	AVDD(VCI)=3.3V, OVDD(ELVDD)=4.6V, OVSS(ELVSS)=-2.4V

6 Pin Configuration and Function



Top View






A1 A2 A3, B3 A4 B1, B2 B4 C1 C2, D2 C3	PVIN AVIN VON OVSS LX1 SWIRE LX2 PGND	Power Input for SIBO Analog Power Input for IC SIBO Negative Output. OVSS LDO Output LX1 switching node for SIBO SWIRE Control Interface LX2 switching node for SIBO
A3, B3 A4 B1, B2 B4 C1 C2, D2 C3	VON OVSS LX1 SWIRE LX2	SIBO Negative Output. OVSS LDO Output LX1 switching node for SIBO SWIRE Control Interface LX2 switching node for SIBO
A4 B1, B2 B4 C1 C2, D2 C3	OVSS LX1 SWIRE LX2	OVSS LDO Output LX1 switching node for SIBO SWIRE Control Interface LX2 switching node for SIBO
B1, B2 B4 C1 C2, D2 C3	LX1 SWIRE LX2	LX1 switching node for SIBO SWIRE Control Interface LX2 switching node for SIBO
B4 C1 C2, D2 C3	SWIRE LX2	SWIRE Control Interface LX2 switching node for SIBO
C1 C2, D2 C3	LX2	LX2 switching node for SIBO
C2, D2 C3		
C3	PGND	
		Power Ground
6.4	AGND	Analog Ground
C4	AVDD_EN	Enable for AVDD
D1	VOP	SIBO Positive Output
D3	OVDD	OVDD LDO Output
D4	AVDD	AVDD LDO Output
	ek Electi	onics
10)	
Bign		



7 Functional Block Diagram



8 Absolute Maximum Ratings

•	Supply Input Voltage: AVIN, PVIN to ANGD, PGND	0.3V to 6.0V
•	VOP, AVDD, OVDD, SWIRE, AVDDEN to AGND, PGND	0.3V to 6.0V
•	VON, OVSS to ANGD, PGND	6.0V to 0.3V
•	Power Dissipation, PD@ TA=25°C	
	WL-CSP-16B	1.96W
•	Package Thermal Resistance	
	WL-CSP-16B, θ _{JA}	51°C/W
•	Lead Temperature (Soldering, 10sec.)	260°C
•	Junction Temperature	150°C
•	Storage Temperature	65°C to 150°C
•<	ESD Susceptibility	
	HBM(Human Body Model)	2KV
	MM(Machine Model)	200V



9 Recommended Operating Conditions

Note:

- 1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.
- 2. The device is not guaranteed to function outside its recommended operating conditions.

10 Components Selection

10.1 Inductor

Reference	Value	Component supplier	Package	Isat / DCR
L1	2.2uH	ALPS GLULK2R201A	2.5mm x 2.0mm x 1.0mm	1.8A / 85m Ω

10.2 Capacitors

Reference	Value	Component supplier	Package
C1, C3, C5, C7, C6	10uF/6.3V	GRM188R60J106ME84	0603
C4	4.7uF/6.3V	GRM188R60J475KE19	0603
C2	1uF/6.3V	GRM155R60J105ME19	0402

11 Electrical Characteristics

V _{IN} =3.7V, AVDD=2.8V or 3.3V, OVDD=4.6V, OVSS=-2.4V, T _A =25°C, unless otherwise specified.									
Parameter	Test Condition	Min	Тур	Max	Unit				
Input Power Supply									
10		BV6802	2.9	3.7	5.5	V			
Input Supply Voltage	V _{IN}	BV6802A	3.4	3.7	5.5	V			
Quiescent Current	IQ	SWIRE=High, AVDD_EN=High, measured into VIN pin. No load	-	70	-	μА			
Standby Current	Standby	AVDD_EN =High and SWIRE = low	-	20		μΑ			
Shutdown Current	I _{SHDN}	AVDD_EN and SWIRE = low	-	0.1	1	μΑ			
	V _{UVLOH}	VIN Rising		2.75	2.85	V			
Under-Voltage Lockout Threshold	V _{UVLOL}	VIN falling		2.5	2.6	V			
Thermal Shutdown	T _{SD}			140	-	°C			



2.000.011100	1		5 V U	502 /	_	
Thermal Shutdown Hysteresis	ΔT_{SD}			10		°c
SWIRE		,				
SWIRE Logical High-Level Voltage	V_{SRH}	V _{IN} =2.9V to 5.5V	1.2	-	-	V
SWIRE Logic Low-Level Voltage	V_{SRL}	V _{IN} =2.9V to 5.5V	0	-	0.4	V
SWIRE Turn-off Detection	T _{OFF_DLY}		300	-	-	μs
SWIRE Signal Stop Indicate Time	T _{STOP}		300	-	-	μs
SWIRE Rising Time	Tr		-	- 1	200	ns
SWIRE Falling Time	T _f		-		200	ns
Clocked SWIRE High	T _{ON}		2		20	μs
Clocked SWIRE Low	T _{OFF}		2)	20	μs
Input Clocked SWIRE Frequency	F _{SWIRE}		25	-	250	KHz
AVDDEN						
	V _{IH}	V _{IN} =2.9V to 5.5V	1.2	-	-	V
AVDD Enable Input Voltage	V _{IL}	V _{IN} =2.9V to 5.5V	0	-	0.4	V
SIBO						
Positive Output Voltage Range	V _{OP}	X/0	2.7	-	5.4	V
Negative Output Voltage Range	V _{ON}		-4.8	-	-0.7	V
Switching Frequency	F _{sw}		1.2	1.5	1.8	MHz
Over Current Protection	I _{OCP}			0.75		Α
AVDD LDO						
	5	BV6802	2.6	2.8	3.5	V
Positive Output Voltage Range	V _{AVDD_RANGE}	BV6802A	2.6	3.3	3.5	\ \
Positive Output Voltage Accuracy	V _{AVDD_ACC}		-1	-	1	%
Output Current Capability	I _{AVDD}		-	10	20	mA
Line Regulation	V _{AVDD_LINE}	V _{IN} =2.9 to 5.5V, I _{AVDD} =1mA	-	2	5	mV
Load Regulation	V _{AVDD_LOAD}	I _{AVDD} = 0 to 10mA	-	2	5	mV
Output Ripple	V _{AVDD_RIPPLE}	$I_{AVDD} = 5mA$	-	-	10	mV
Current Limit	I _{AVDD_LIMIT}		-	30	50	mA
Discharge Resistance	R _{AVDD_RDIS}			100		Ω
Under Voltage Protection				80		%
UVP Detection Time				1.35		ms
OVDD LDO						
Positive Output Voltage Range	V _{OVDD_RANGE}		2.6	4.6	5.3	V
Positive Output Voltage Accuracy	V _{OVDD_ACC}		-1	-	1	%
Output Current Capability	I _{OVDD}		-	80	100	mA
	· ·					




Line Regulation	V _{OVDD_LINE}	V _{IN} =2.9 to 5.5V, I _{OVDD} =1mA	-	2	5	mV
Load Regulation	V _{OVDD_LOAD}	I _{OVDD} = 0 to 10mA	-	2	5	mV
Output Ripple	V _{OVDD_RIPPLE}	I _{OVDD} = 30mA	-	-	10	mV
Current Limit	I _{OVDD_LIMIT}		ı	150	200	mA
Discharge Resistance	R _{OVDD_RDIS}		ı	100	-	Ω
Under Voltage Protection				80		%
UVP Detection Time				1.35		ms
OVSS LDO						
Negative Output Voltage Range	V _{OVSS_RANGE}		-4.7	-2.4	-0.6	٧
Negative Output Voltage Accuracy	V _{OVSS_ACC}		-1)-	1	%
Output Current Capability	l _{ovss}		Ò,	80	100	mA
Line Regulation	V _{OVSS_LINE}	V _{IN} =2.9 to 5.5V, I _{OVSS} =1mA	-	2	5	mV
Load Regulation	V _{OVSS_LOAD}	I _{OVSS} = 0 to 10mA	-	2	5	mV
Output Ripple	V _{OVSS_RIPPLE}	I _{OVSS} = 30mA	-	-	10	mV
Current Limit	I _{OVSS_LIMIT}		-	150	200	mA
Discharge Resistance	R _{OVSS_RDIS}	1/0,		100		Ω
Under Voltage Protection	_	10/1		80		%
UVP Detection Time		(0)		1.35		ms


12 Layout Guidelines

For the best performance of the BV6802/A, the basic principles listed should be strictly followed.

- Place C1 and C2 as close as possible to the PVIN and AVIN pins respectively.
- Place C3 and C6 as close as possible to the VOP and VON pins respectively
- Place C4, C5 and C7 as close as possible to the AVDD, OVDD and OVSS pins respectively
- Place L1 as close as possible to the LX1 and LX2 pins
- For good regulation, the traces should be wide and short especially for the high current output loop











13 Outline Dimension







Symbol	Dimensi	ons(mm)	Dimensions(inch)			
Symbol	Min.	Max.	Min.	Max.		
Α	0.527	0.621	0.021	0.024		
A1	0.175	0.213	0.007	0.008		
b	0.228	0.228 0.308 0.009		0.012		
D	1.620	1.620 1.660		0.065		
D1	1.2	00	0.047			
E	1.620	1.660	0.064	0.065		
E1	1.2	00	0.047			
е	0.4	00	0.016			



14 Packaging Information

Orderable Device	Status (1)	Package Type	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4)
BV6802W	ACTIVE	WLCSP	16	3,000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-1 YEAR	-40 to 85	6802
BV6802AW	ACTIVE	WLCSP	16	3,000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-1 YEAR	-40 to 85	6802A

1. The status is to reflect current situation in marketing.


ACTIVE: The product currently is on sale.

LAST TIME BUY in EOL: Bravotekcorp announced this product will be discontinued. Only last time buy supported within a half of a year.

SAMPLES BY REQUEST: The product is still in developing. Samples may or may not be available.


OBSOLETE: Bravotekcorp has terminated the production of this product.


- 2. Green: Bravotekcorp defines that the product follow JS709B low halogen requirements of <= 1,000 ppm. RoHS: Bravotekcorp defines that the product follows current EU RoHS requirements.
- 3. MSL, Peak Temp.: The Moisture Sensitivity Level rating was based on JEDEC industry standard classification, and peak solder temperature.
- 4. Device marking: The device marking of the product will follow Bravotekcorp's marking rule that may contain multiple information for tracing.






16 Tape and Reel Information





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Pins	SPQ	Reel Diameters (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BV6802W	WLCSP	16	3000	180	9	1.77+/- 0.05	1.77+/- 0.05	0.75+/- 0.05	4	8	Q1
BV6802AW	WLCSP	16	3000	180	9	1.77+/- 0.05	1.77+/- 0.05	0.75+/- 0.05	4	8	Q1
3 0.05 0.05 0.05 0.05 0.05 0.05 0.05 0.0											



17 Tape and Reel Box Dimension



Device	Package Type	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BV6802W	WLCSP	16	3000	183+/-3	183+/-3	85+/-3
BV6802AW	WLCSP	16	3000	183+/-3	183+/-3	85+/-3
B1310	9/FII/6C					





18 VERSION HISTORY

	Version #	Implemented By	Revision Date	Approved By	Approval Date	Reason
O.3 Stanley 09.07.2020 Add Efficiency Curve on Page One 0.4 Stanley 12.02.2020 Add Packaging information, Tape Reel information and box dimension 0.5 Stanley 05.24.2021 Application Circuit Modified 0.6 Stanley 11.29.2021 Add BV6802A for AVDD=3.3V mplate Version: 09/09, 2019	0.1	Stanley	11.25.2019			Initial Design Definition draft
0.4 Stanley 12.02.2020 Add Packaging information, Tape Reel information and box dimension 0.5 Stanley 05.24.2021 Application Circuit Modified 0.6 Stanley 11.29.2021 Add BV6802A for AVDD=3.3V mplate Version: 09/09, 2019	0.2	Stanley	06.29.2020			Final Datasheet
Reel information and box dimension 0.5 Stanley 05.24.2021 Application Circuit Modified 0.6 Stanley 11.29.2021 Add BV6802A for AVDD=3.3V mplate Version: 09/09, 2019	0.3	Stanley	09.07.2020			Add Efficiency Curve on Page One
0.6 Stanley 11.29.2021 Add BV6802A for AVDD=3.3V mplate Version: 09/09, 2019	0.4	Stanley	12.02.2020			Add Packaging information, Tape an Reel information and box dimension
mplate Version: 09/09, 2019	0.5	Stanley	05.24.2021			Application Circuit Modified
wonice Confidential Internal	0.6	Stanley	11.29.2021			Add BV6802A for AVDD=3.3V
819,					×1/2	
		2/6/F/6	il on one	Colli	Selli	
	2/3/	26/1/6	Stronic Control		gell.	