

GENERAL DESCRIPTION

The CT7601 is a single chip audio USB 2.0/1.1 payback and record bridge.

FEATURES

2 playback port, and 1 record port

PLAY 0: 8-channel I2S, 6-channel DSD, 2-channel SPDIF

PLAY 1: 2-channel I2S, 2-channel DSD, 2-channel SPDIF

RECORD: 8-channel I2S, 6-channel DSD, 2-channel SPDIF

The clock systems are independent

I2S Interface

PLAY port supports standard/left justified format, master mode.

RECORD port supports standard/left justified, master/slave mode.

Audio transmission

PCM support up to 768K/32bit through USB, I2S, SPDIF ports.

DSD (PDM) support 1x/2x/4x/8x bandwidth through DSD(PDM) port.

DSD (Native) support 1x/2x/4x/8x bandwidth through USB, I2S, DSD(PDM), SPDIF ports.

DoP support 1x/2x/4x bandwidth through USB, I2S, SPDIF ports.

Interface

Up to 16 GPIOs configurable as input or output.

Master / Slave I²C interface.

Interrupt function.

PWM-LED.

Format auto detecting

Auto detecting PCM / DoP format.

Auto detecting I2S / DSD interface.

Misc

Embeded 8051 controller

UART interface

Volume control with fading in/out function.

Playback basic auto De-pop function.

One 12MHz crystal requirement only.



Aspalathus


CT7601 audio USB bridge

Table of Contents

GEN	IERAL DESCRIPTION	1
FEA	TURES	1
FUN	CTION BLOCK	3
CT7	601 FAMILY	4
	Package LQFP-80 (Top View) CT7601xL	5
	Package QFN-48 (Top View) CT7601xR	6
LQF	P 48/80 PIN DESCRIPTION	7
ELE	CTRICAL CHARACTERISTICS	11
	DC specifications	11
	SPDIF interface	12
	I2S interface	12
	DSD interface	12
	DoP interface	13
	I2C interface	14
Pack	kage outline LQFP 80 pins	15
Pack	rage outline QFN 48 pins	16



FUNCTION BLOCK






CT7601 FAMILY

Description	CT7601PH	CT7601CH	CT7601PR	CT7601CR	CT7601SR
USB Port PLAY / RECORD					
USB PCM (Stereo)	768kHz / 32-bit	384kHz / 32-bit	768kHz / 32-bit	384kHz / 32-bit	192kHz / 32-bit
USB PCM (8 channel)	192K / 32-bit	96K / 32-bit	-	-	-
USB DoP	4x	2x	4x	2x	1x
USB DSD (Stereo)	8x	4x	8x	4x	2x
USB DSD (6 channel)	2x	1x	-	-	-
I2S Port					
I2S PCM (Stereo)	768kHz / 32-bit	384kHz / 32-bit	768kHz / 32-bit	384kHz / 32-bit	192kHz / 32-bit
I2S PCM (8 channel)	192K / 32-bit	96K / 32-bit	-	-	-
I2S DoP (Stereo)	4x	2x	4x	2x	1x
I2S Dop (8 channel)	1x	-	-	-	-
Native DSD (Stereo)	8x	4x	8x	4x	2x
Native DSD (6 channel)	2x	1x	-	-	-
SPDIF Port					
SPDIF PCM	768kHz / 32-bit	384kHz / 32-bit	768kHz / 32-bit	384kHz / 32-bit	192kHz / 32-bit
SPDIF DoP	4x	2x	4x	2x	1x
SPDIF native DSD	8x	4x	8x	4x	2x
Package					
Package	LQFP 80(H)	LQFP 80(H)	QFN 48(R)	QFN 48(R)	QFN 48(R)
GPIO	8+8	8+8	8	8	8
I2S Play 0 ch PCM	8	8	2	2	2
I2S Play 0 ch DSD	6	6	2	2	2
I2S Play 1 channel	2	2	-	-	-
I2S Record ch PCM	8	8	2	2	2
I2S Record ch DSD	6	6	2	2	2
SPDIF Play0 channel	2	2	2	2	2
SPDIF Play1 channel	2	2	-	-	-
SPDIF Record channel	2	2	2	2	2

^{**} CT7601P is only for professional engineering design.




Package LQFP-80 (Top View) CT7601xL





Package QFN-48 (Top View) CT7601xR





LQFP 48/80 PIN DESCRIPTION

Pin Name	80Pin No.	48Pin No.	Туре	Description
USB_R_EXT	1	1	I	USB external resistor: 1.8k ohm (1%) pull low
AVDD_33_USB_PHY	2	2	Р	3.3V Pad Power Connection: Power supply for USB physical layer.
				Connect to 3.3V.
AVSS_USB_PHY	3	3	G	Ground Connections: Connect all ground pins to the common
				system ground plane.
USB_DM	4	4	I/O	USB D - : refer to USB Specification.
USB_DP	5	5	I/O	USB D + : refer to USB Specification.
AVSS_USB_PLL	6	6	G	Ground Connections: Connect all ground pins to the common
				system ground plane.
AVDD_12_USB_PLL	7	7	Р	1.2V Core Power Connection: Power supply for USB PLL function.
				Connect to 1.2V.
XTAL_IN_12MHZ	8	8	I	External Crystal input: Connect to external crystal pin. Or external
				clock input.
				Selection: 12 MHz
XTAL_OUT	9	9	0	External Crystal output: Connect to external crystal pin
DVDD_33_XTAL	10	10	Р	3.3V Pad Power Connection: Power supply for I/O buffer. Connect to
				3.3V.
DVSS_XTAL	11	11	G	Ground Connections: Connect all ground pins to the common
				system ground plane.
CLK_REF_12MHZ	12		0	Reference clock output: Crystal clock output with buffer pad.
GPIO_B0	13		I/O	General purpose input/output pin bank_B[0]: 3.3V TTL
				input/output pin, define by internal control register.
GPIO_B1	14		I/O	General purpose input/output pin bank_B[1]: 3.3V TTL
				input/output pin, define by internal control register.
INTERRUPT_Z*	15		I/O	Interrupt open drain input/output: Internal pull high 120k-ohm.
DVSS_PAD_A	16		G	Ground Connections: Connect all ground pins to the common
				system ground plane.
DVDD_33_PAD_A	17		Р	3.3V Pad Power Connection: Power supply for I/O buffer. Connect to
				3.3V.
GPIO_B2	18		I/O	General purpose input/output pin bank_B[2]: 3.3V TTL
				input/output pin, define by internal control register.
I2C_SLAVE_SCLK	19	12	I/O	I2C slave serial clock: Clock pin for serial interface. Refer to I2C
_GPIO_A0				specification.
				General purpose input/output pin bank_A[0]: 3.3V TTL
				input/output pin, define by internal control register.
I2C_SLAVE_SDATA	20	13	I/O	I2C slave serial data: Data pin for serial interface. Refer to I2C
_gpio_a1				specification.
				General purpose input/output pin bank_A[1]: 3.3V TTL
				input/output pin, define by internal control register.
PWM_LIGHT	22	14	I/O	USB Play channel 0 audio left/right channel PWM light control
_GPIO_A2				output: refer to programming guide
				General purpose input/output pin bank_A[2]: 3.3V TTL
				input/output pin, define by internal control register.
I2C_MASTER_SDATA	22	15	I/O	I2C master serial data: Data pin for serial interface. Refer to I2C
_GPIO_A3				specification.
				General purpose input/output pin bank_A[3]: 3.3V TTL
			1	input/output pin, define by internal control register.
I2C_MASTER_SCLK	23	16	I/O	I2C master serial clock: Clock pin for serial interface. Refer to I2C
_GPIO_A4				specification.



Pin Name	80Pin No.	48Pin No.	Туре	Description
				General purpose input/output pin bank_A[4]: 3.3V TTL
				input/output pin, define by internal control register.
DVDD_33_PAD_B	24		Р	3.3V Pad Power Connection: Power supply for I/O buffer. Connect to
5 · 55 <u>-</u> 55 <u>-</u> 5	[-			3.3V.
DVSS PAD B	25		G	Ground Connections: Connect all ground pins to the common
ם בער ו				system ground plane.
AVSS_MPLL	26	17	G	Ground Connections: Connect all ground pins to the common
AVOO_IVII LL	20	''		system ground plane.
AVDD_12_MPLL	27	18	Р	1.2V MPLL Connection: Power supply for all digital and MPLL
AVDD_12_WII LL	21			function. Connect to 1.2V.
I2S_SCLK_OR	28	19	I/O	I2S serial clock input: 3.3V TTL input, refer to I2S Specification.
_DSD_SCLK_IN			"	DSD serial clock input: 3.3V TTL input, refer to DSD Specification.
I2S_SDATA_0_OR	29	20	I/O	I2S serial data0 input: 3.3V TTL input, refer to I2S Specification.
_DSD_RIGHT_SDATA_IN		20	"	DSD serial right data (channel 1) input: 3.3V TTL input, refer to DSD
_bob_Non1_obX1/\				Specification.
I2S_SDATA_1_OR	30		I/O	I2S serial data1 input: 3.3V TTL input, refer to I2S Specification.
_DSD_2_IN	30		"	DSD serial data2 input: 3.3V TTL input, refer to DSD Specification.
I2S_SDATA_2_OR	31		I/O	I2S serial data2 input: 3.3V TTL input, refer to I2S Specification.
_DSD_3_IN			"	DSD serial data3 input: 3.3V TTL input, refer to DSD Specification.
I2S_SDATA_3_OR	32		I/O	I2S serial data3 input: 3.3V TTL input, refer to I2S Specification.
_DSD_4_IN	02		"	DSD serial data4 input: 3.3V TTL input, refer to DSD Specification.
DSD_5_IN	33		I/O	DSD serial data5 input: 3.3V TTL input, refer to DSD Specification.
I2S_SLR_OR	34	21	1/0	I2S left/right input: 3.3V TTL input, refer to I2S Specification.
_DSD_LEFT_SDATA_IN	34	21	1/0	DSD serial left data (channel 0) input: 3.3V TTL input, refer to DSD
_DOD_LLI I_ODATA_IN				Specification.
I2S_MCLK_ADC	35	22	I/O	I2S master clock output: 3.3V TTL output, refer to ADC Document.
_GPIO_A5	33	22	"	General purpose input/output pin bank_A[5]: 3.3V TTL
_0110_70				input/output pin, define by internal control register.
DVDD_33_PAD_B	36	23	Р	3.3V Pad Power Connection: Power supply for I/O buffer. Connect to
DVDD_00_1 AD_D	30	25		3.3V.
DVSS_PAD_B	37	24	G	Ground Connections: Connect all ground pins to the common
ם בשלו השלים	01	-		system ground plane.
I2S1_SLR_OR	38		0	I2S1 left/right output: 3.3V TTL output, refer to I2S Specification.
_DSD1_LEFT_SDATA_OUT				DSD1 serial left data (channel 0) output: 3.3V TTL output, refer to
				DSD Specification.
I2S1_SDATA_OR	39		0	I2S1 serial data0 output: 3.3V TTL output, refer to I2S Specification.
_DSD1_RIGHT_SDATA_OUT				DSD1 serial right data (channel 1) output: 3.3V TTL output, refer to
				DSD Specification.
I2S1_SCLK_OR	40		0	I2S1 serial clock output: 3.3V TTL output, refer to I2S Specification.
_DSD1_SCLK_OUT				DSD1 serial clock output: 3.3V TTL output, refer to DSD
				Specification.
I2S1_MCLK_DAC	41		0	I2S1 master clock output: 3.3V TTL output, refer to DAC Document.
DVSS_PAD_C1	42	25	G	Ground Connections: Connect all ground pins to the common
	-		_	system ground plane.
DVDD_33_PAD_C1	43	26	Р	3.3V Pad Power Connection: Power supply for I/O buffer. Connect to
				3.3V.
I2S0_SLR_OR	44	27	0	I2S0 left/right output: 3.3V TTL output, refer to I2S Specification.
_DSD0_LEFT_SDATA_OUT				DSD0 serial left data (channel 0) output: 3.3V TTL output, refer to
				DSD Specification.
DSD0_5_OUT	45		0	DSD0 serial data 5 output: 3.3V TTL output, refer to DSD
_ = =	1			Specification.
I2S0_SDATA_3	46		0	I2S0 serial data 3 output: 3.3V TTL output, refer to I2S Specification.
_OR_DSD0_4_OUT				DSD0 serial data 4 output: 3.3V TTL output, refer to DSD
LOV_DOD0_4_OOI		1		טעפע אפוואו א טענעעו. אפט אפוואי א טענעען. זור טענעטן, reier ני



Pin Name	80Pin No.	48Pin No.	Туре	Description			
riii Naiile	OUP III NO.	467111110.	Туре	-			
1000 00174 0	47			Specification.			
12S0_SDATA_2	47		0	12S0 serial data 2 output: 3.3V TTL output, refer to I2S Specification.			
_OR_DSD0_3_OUT				DSD0 serial data 3 output: 3.3V TTL output, refer to DSD			
			<u> </u>	Specification.			
I2S0_SDATA_1	48		0	I2S0 serial data 1 output: 3.3V TTL output, refer to I2S Specification.			
_OR_DSD0_2_OUT				DSD0 serial data 2 output: 3.3V TTL output, refer to DSD			
			-	Specification.			
I2S0_SDATA_0_OR	49	28	0	I2S0 serial data 0 output: 3.3V TTL output, refer to I2S Specification.			
_DSD0_RIGHT_SDATA_OUT				DSD0 serial right data (channel 1) output: 3.3V TTL output, refer to			
				DSD Specification. 12S0 serial clock output: 3.3V TTL output, refer to I2S Specification			
I2S0_SCLK_OR	50	29	0				
_DSD0_SCLK_OUT				DSD0 serial clock output: 3.3V TTL output, refer to DSD			
				Specification.			
I2S0_MCLK_DAC	51	30	0	12S0 master clock output: 3.3V TTL output, refer to DAC Document.			
DVDD_33_PAD_C2	52	31	Р	3.3V Pad Power Connection: Power supply for I/O buffer. Connect to			
			1	3.3V.			
DVSS_PAD_C2	53	32	G	Ground Connections: Connect all ground pins to the common			
				system ground plane.			
AVSS_LPLL	54	33	G	Ground Connections: Connect all ground pins to the common			
				system ground plane.			
AVDD_12_LPLL	55	34	Р	1.2V Core Power Connection: Power supply for all digital and audio			
				PLL function. Connect to 1.2V.			
UART_TX	56	35	I/O	UART transmitter output: 3.3V TTL output, refer to RS232			
_GPIO_A6				Specification.			
				General purpose input/output pin bank_A[6]: 3.3V TTL			
				input/output pin, define by internal control register.			
UART_RX	57	36	I/O	UART receiver input: 3.3V TTL input, refer to RS232 Specification.			
_GPIO_A7				General purpose input/output pin bank_A[7]: 3.3V TTL			
				input/output pin, define by internal control register.			
CODEC_POWER_DOWN	58		0	Play 0 or Play 1kernel fast mute control to next device: 3.3V TTL			
				output			
GPIO_B3	59		I/O	General purpose input/output pin bank_B[3]: 3.3V TTL			
				input/output pin, define by internal control register.			
GPIO_B4	60		I/O	General purpose input/output pin bank_B[4]: 3.3V TTL			
				input/output pin, define by internal control register.			
PWM_LIGHT_LEFT	61		0	USB Play channel 0 audio left channel PWM light control output :			
				refer to programming guide			
PWM_LIGHT_RIGHT	62		0	USB Play channel 0 audio right channel PWM light control			
				output: refer to programming guide			
GPIO_B5	63		I/O	General purpose input/output pin bank_B[5]: 3.3V TTL			
				input/output pin, define by internal control register.			
SPI_CLK_AND	64	37	I/O	SPI interface clock: 3.3V TTL output, refer to SPI flash memory			
_POR_0				Specification.			
				Power on latch selection pin 0: 3.3V TTL input, reserved for internal			
				software			
SPI_DATA_W_AND	65	38	I/O	SPI interface data output: 3.3V TTL output, refer to SPI flash			
 _POR_1				memory Specification.			
				Power on latch selection pin 1: 3.3V TTL input, reserved for internal			
				software			
SPI_WP_Z_AND	66	39	I/O	SPI interface write protected (low active): 3.3V TTL output, refer to			
_POR_2				SPI flash memory Specification.			
				Power on latch selection pin 2: 3.3V TTL input, reserved for internal			
				software			
	<u> </u>	1	<u> i</u>				



Pin Name	80Pin No.	48Pin No.	Туре	Description
SPI_DATA_R	67	40	I	SPI interface data input: 3.3V TTL input, refer to SPI flash memory
				Specification.
SPI_CS_Z_AND	68	41	I/O	SPI interface chip selection (low active): 3.3V TTL output, refer to
_POR_3				SPI flash memory Specification.
				Power on latch selection pin 3: 3.3V TTL input, reserved for internal
				software
DVSS_PAD_D	69		G	Ground Connections: Connect all ground pins to the common
				system ground plane.
DVDD_33_PAD_D	70	42	Р	3.3V Pad Power Connection: Power supply for I/O buffer. Connect to
				3.3V.
SPDIF_0_OUT	71	43	0	SPDIF play channel 0 output: 3.3V TTL output, refer to SPDIF
				Specification.
GPIO_B6	72		I/O	General purpose input/output pin bank_B[6]: 3.3V TTL
				input/output pin, define by internal control register.
GPIO_B7	73		I/O	General purpose input/output pin bank_B[7]: 3.3V TTL
				input/output pin, define by internal control register.
SPDIF_1_OUT	74		0	SPDIF play channel 1 output: 3.3V TTL output, refer to SPDIF
				Specification.
DVDD_12_CORE	75	44	Р	1.2V Core Power Connection: Power supply for all digital function.
				Connect to 1.2V.
DVSS_CORE	76		G	Ground Connections: Connect all ground pins to the common
				system ground plane.
AVSS_SPDIF_RX	77	45	G	Ground Connections: Connect all ground pins to the common
				system ground plane.
AVDD_33_SPDIF_RX	78	46	Р	3.3V Pad Power Connection: Power supply for I/O buffer. Connect to
				3.3V.
SPDIF_IN	79	47	I	SPDIF input channel 4P: 200mV ~ 3.3 V differential input, refer to
				SPDIF Specification.
SPDIF_C_EXT	80	48	I	SPDIF input channel 4N: 200mV ~ 3.3 V differential input, refer to
				SPDIF Specification
				SPDIF input Vref: internal SPDIF Vref. While CR1A.6 = 1.

Note: Internal 120K *pull-up or #pull down resistors present on inputs marked with *# respectively. Design should not rely solely on internal pull-up or pull down resistor to set I/O pins high or low respectively.




ELECTRICAL CHARACTERISTICS

DC specifications

		Max.	Units	Notes
1.2V core supply Voltage	-0.5	1.32	V	
3.3V I/O supply Voltage	-0.5	3.6	V	
Storage Temperature	-65	150	°C	
Ambient Temperature	0	70	°C	
3.3V input high voltage	-0.5	3.6	V	
3.3V input low voltage	-0.5		V	
Input ESD protection	2		KV	Human body mode
1.2V core supply Voltage	1.08	1.32	V	
3.3V I/O supply Voltage	3.135	3.465	V	
3.3V input high voltage	2.0	Vdd+0.3	V	
3.3V input low voltage	Vss-0.3	0.8	V	
Input leakage current	-5	+5	uA	
3.3V output high voltage	2.4		V	Ioh=-1mA
3.3V output low voltage		0.4	V	Iol=1mA
Input pin capacitance		5	pF	
XTAL pin capacitance	13.5	22.5	pF	1720 pF
Output pin capacitance		6	pF	
Pin inductance		7	nH	
3.3V active supply current		17	mA	PCM 768K/32bit In/Out
1.2V active supply current		33	mA	PCM 768K/32bit In/Out
3.3V supply current		0.29	mA	
1.2V supply current		0.18	mA	
	0.100	1.500	3.300	V
	Storage Temperature Ambient Temperature 3.3V input high voltage 3.3V input low voltage Input ESD protection 1.2V core supply Voltage 3.3V i/O supply Voltage 3.3V input high voltage 3.3V input low voltage Input leakage current 3.3V output high voltage 3.3V output high voltage Input pin capacitance XTAL pin capacitance Output pin capacitance Pin inductance 3.3V active supply current 1.2V active supply current 3.3V supply current	Storage Temperature -65 Ambient Temperature 0 3.3V input high voltage -0.5 3.3V input low voltage -0.5 Input ESD protection 2 1.2V core supply Voltage 1.08 3.3V input high voltage 2.0 3.3V input high voltage Vss-0.3 Input leakage current -5 3.3V output high voltage 2.4 3.3V output high voltage 13.5 Output pin capacitance 13.5 Output pin capacitance 2.4 3.3V active supply current 1.2V active supply current 1.2V supply curre	Storage Temperature -65 150	Storage Temperature




SPDIF interface




I2S interface


I2S standard format



I2S left justified format




DSD interface






DoP interface

DSD over PCM through SPDIF




DSD over PCM through I2S

I2S standard format



I2S left justified format






I2C interface

Register write command:


Slave address = 0x28

Register read command:


Slave address = 0x29




Block Write




Block Read



Package outline LQFP 80 pins




D




VARIATIONS (All Dimensions Shown in mm)


Transfer of the Burneries of the transfer of t								
Symbols	Min.	Nom.	Max.					
Α			1.60					
A1	0.05	-	0.15					
A2	1.35	1.40	1.45					
b	0.13	0.18	0.23					
С	0.09		0.20					
D	12.00 BSC							
D1	10.00 BSC							
Е	12.00 BSC							
E1	10.00 BSC							
е	0.40 BSC							
L	0.45	0.60	0.75					
L1		1.00 REF						
θ	0°	3.5°	7°					



4/7/2017

Package outline QFN 48 pins





VARIATIONS	(All Dimens	sions Shov	vn in mm)

	,						
Symbols	Min.	Nom.	Max.				
PKG CODE	WQFN(X648)						
Symbols	Min.	Nom.	Max.				
Α	0.70	0.75	0.80				
A1	0.00	0.02	0.05				
A3	0.203 REF.						
b	0.15	0.20	0.25				
D		6.00 BSC					
E	6.00 BSC						
е	0.40 BSC						
K	0.20	-	-				

	PAD SIZE		D2			E2			L	
	PAD SIZE	Min.	Nom.	Max.	Min.	Nom.	Max.	Min.	Nom.	Max.
•	185X18*MIL	4.45	4.50	4.55	4.45	4.50	4.55	0.35	0.40	0.45

4/7/2017