

```
1  -- TESTSYSTEM.VHD --
2
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  entity testSystem is
7  end testSystem;
8
9  architecture test3 of testSystem is
10     component System is
11         port(reset, clk, athome, findfood, lostfood, closetofood, success,
12             scantimeup: in std_logic;
13             food: out std_logic);
14     end component;
15     Signal reset, clk, athome, findfood, lostfood, closetofood, success, scantimeup,
16     food : std_logic := '0';
17 begin
18     S:System port map(reset, clk, athome, findfood, lostfood, closetofood, success,
19     scantimeup, food);
20
21 end test3;
22
23
```