```
-- TESTSYSTEM.VHD --
1
2
3
     library ieee;
4
     use ieee.std logic 1164.all;
5
6
     entity testSystem is
7
     end testSystem;
8
9
     architecture test3 of testSystem is
10
         component System is
        port(reset, clk, athome, findfood, lostfood, closetofood, success,
11
12
              scantimeup: in std logic;
13
              food: out std logic);
14
         end component;
         Signal reset, clk, athome, findfood, lostfood, closetofood, success, scantimeup,
15
        food : std logic := '0';
16
        S:System port map(reset, clk, athome, findfood, lostfood, closetofood, success,
17
        scantimeup, food);
18
        reset <= '1', '0' after 5 ns, '1' after 1830 ns, '0' after 1850 ns;
19
        process
20
        begin
21
        clk <= '0';
22
        wait for 10 ns;
23
        clk <= '1';
24
        wait for 10 ns;
25
        end process;
26
27
         athome <= '0', '1' after 400 ns, '0' after 440 ns, '1' after 1030 ns, '0' after
         1050 ns
         ,'1' after 1530 ns, '0' after 1550 ns;
28
29
30
         findfood <= '0', '1' after 590 ns, '0' after 610 ns, '1' after 1330 ns, '0' after
         1350 ns,
         '1' after 1430 ns, '0' after 1450 ns, '1' after 1650 ns, '0' after 1670 ns,
31
32
         '1' after 1690 ns, '0' after 1710 ns;
33
34
        closetofood <= '0', '1' after 630 ns, '0' after 650 ns;</pre>
35
36
         success <= '0', '1' after 850 ns, '0' after 870 ns,'1' after 1230 ns, '0' after
         1250 ns;
37
38
         lostfood <= '0', '1' after 1370 ns, '0' after 1390 ns, '1' after 1670 ns, '0'
         after 1690 ns,
39
         '1' after 1710 ns, '0' after 1730 ns;
40
         scantimeup <= '0', '1' after 1410 ns, '0' after 1430 ns;
41
42
43
44
     end test3;
45
46
```

47 48