```
1
    -- TESTCOUNT.VHD --
 2
 3
    library ieee;
 4
    use ieee.std logic 1164.all;
 5
 6
     entity testCount is
 7
     end testCount;
8
9
    architecture test2 of testCount is
10
      component Count is
11
         generic (threshold : natural);
12
         port(reset, clk, start: in std logic; aboveth: out std logic);
13
       end component;
       signal r, c, s,a : std logic := '0';
14
15
   begin
16
         B: Count
17
         generic map(3)
18
         port map(r,c,s,a);
19
20
        process
21
        begin
             c <= '0';
22
             wait for 10 ns;
23
             c <= '1';
24
25
             wait for 10 ns;
26
         end process;
27
         s <= '0', '1' after 20 ns , '0' after 40 ns, '1' after 170 ns, '0' after 190 ns,
28
         '1' after 210 ns;
29
         r <= '0', '1' after 200 ns, '0' after 201 ns, '1' after 290 ns, '0' after 300 ns;
30
     end test2;
31
32
     library work;
33
    configuration config2 of work.testCount is
34
         for test2
35
            for B:Count use entity work.testCount(Behav);
36
            end for;
37
         end for;
38
    end config2;
39
40
```

41