

```

1  -- TESTCOUNT.VHD --
2
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  entity testCount is
7  end testCount;
8
9  architecture test2 of testCount is
10     component Count is
11         generic (threshold : natural);
12         port(reset, clk, start: in std_logic; aboveth: out std_logic);
13     end component;
14     signal r, c, s,a : std_logic := '0';
15 begin
16     B: Count
17         generic map(3)
18         port map(r,c,s,a);
19
20     process
21     begin
22         c <= '0';
23         wait for 10 ns;
24         c <= '1';
25         wait for 10 ns;
26     end process;
27
28     s <= '0', '1' after 20 ns , '0' after 40 ns, '1' after 170 ns, '0' after 190 ns,
29         '1' after 210 ns;
30     r <= '0', '1' after 200 ns, '0' after 201 ns, '1' after 290 ns, '0' after 300 ns;
31 end test2;
32
33 library work;
34 configuration config2 of work.testCount is
35     for test2
36         for B:Count use entity work.testCount(Behav);
37         end for;
38     end for;
39 end config2;
40
41

```