```
1
    -- TESTSYSTEM.VHD --
2
3
    library ieee;
4
    use ieee.std logic 1164.all;
5
6
    entity testSystem is
7
    end testSystem;
8
9
    architecture test3 of testSystem is
10
       component System is
       11
12
            food: out std logic);
13
14
       end component;
       Signal reset, clk, athome, findfood, lostfood, closetofood, success, scantimeup,
15
       food : std logic := '0';
16
17
       S:System port map(reset, clk, athome, findfood, lostfood, closetofood, success,
       scantimeup, food);
18
19
    end test3;
20
21
22
```