Verilog – Module 1 Introduction and Combinational Logic

Jim Duckworth

ECE Department, WPI


Verilog background


- 1983: Gateway Design Automation released Verilog HDL "Verilog" and simulator
- 1985: Verilog enhanced version "Verilog-XL"
- 1987: Verilog-XL becoming more popular (same year VHDL released as IEEE standard)
- 1989: Cadence bought Gateway
- 1995: Verilog adopted by IEEE as standard 1364
 - Verilog HDL, Verilog 1995
- 2001: First major revision (cleanup and enhancements)
 - Standard 1364-2001 (or Verilog 2001)
- System Verilog under development
 - Better system simulation and verification support

Books

- "FPGA Prototyping by Verilog Examples", 2008, Pong P. Chu, Wiley 978-0-470-18532-2
- "Verilog by Example A concise introduction for FPGA Design" by Blaine C. Readler, 2011, Full Arc Press 978-0-9834973-0-1
- "Starters Guide to Verilog 2001" by Ciletti, 2004, Prentice Hall 0-13-141556-5
- "Fundamentals of Digital Logic with Verilog Design" by Brown and Vranesic, 2003, McGraw-Hill, 0-07-282878-7
- "Advanced Digital Design with the Verilog HDL", by Ciletti, 2003, Prentice-Hall, 0-13-089161-4
- "HDL Chip Design" by Smith, 1996, Doone Publications, 0-9651934-
- "Verilog Styles for Synthesis of Digital Systems" by Smith and Franzon, 2000, Prentice Hall, 0-201-61860-5
- "Verilog for Digital Design" by Vhadi and Lysecky, 2007, Wiley, 978-0-470-05262-4

Create Verilog Module





Module Created


- No separate entity and arch just module
- Ports can be input, output, or inout
- Note: Verilog 2001 has alternative port style:

```
- (input a, b, sel, output y);
- Also place in column:
- (
- input a,
- input b,
- input sel,
- output y
- );
```

```
« _ 🗆 ×
 mux.v - ISE Text Editor
File Edit
     X 10 10 12 12 14 14 15 16 18 18
    module mux(a,b,sel,y);
         input a;
         input b;
         input sel;
         output y;
     endmodule
For Help, press F1
```

Add assign statement

- Similar to VHDL conditional signal assignment continuous assignment
- Same hardware produced as with VHDL



Verilog - general comments

- VHDL is like ADA and Pascal in style
 - Strongly typed more robust than Verilog
 - In Verilog it is easier to make mistakes
 - Watch for signals of different widths
 - No default required for case statement, etc
- Verilog is more like the 'c' language
- Verilog IS case sensitive
- White space is OK
- Statements terminated with semicolon (;)
- Verilog statements between
 - module and endmodule
- Comments // single line and /* and */

Verilog and VHDL – Reminder

- VHDL like Pascal and Ada programming languages
- Verilog more like 'C' programming language
- But remember they are Hardware Description Languages -They are NOT programming languages
 - FPGAs do NOT contain an hidden microprocessor or interpreter or memory that executes the VHDL or Verilog code
 - Synthesis tools prepare a hardware design that is *inferred* from the behavior described by the HDL
 - A bit stream is transferred to the programmable device to configure the device
 - No shortcuts! Need to understand combinational/sequential logic
- Uses subset of language for synthesis
- Check could you design circuit from description?

Verilog – Combinational Logic

Verilog for Synthesis

Verilog – logic and numbers

- Four-value logic system
 - 0 logic zero, or false condition
 - $1 \log ic 1$, or true condition
 - x, X unknown logic value
 - z, Z high-impedance state
- Number formats
 - b, B binary
 - d, D decimal (default)
 - h, H hexadecimal
 - o, O octal
- 16'H789A 16-bit number in hex format
- 1'b0 1-bit

Verilog types

Constants

```
- parameter DIME = 10;
- parameter width = 32, nickel = 5;
- parameter quarter = 8'b0010_0101;
```

Nets

```
- wire clock, reset_n;
- wire[7:0] a_bus;
```

Registers

Integer

only for use as general purpose variables in loops

```
- integer n;
```

Operators

Bitwise

- Reduction (no direct equivalent in VHDL)
 - Accept single bus and return single bit result

```
& and y = & a_bus;
~& nand
| or y = | a_bus;
^ exclusive or
```

Operators (cont'd)

• Relational (return 1 for true, 0 for false)

```
- < less than, <=
- > greater than >=
```

Equality

```
- == logical equality
- != logical inequality
```

Logical Comparison Operators

```
- ! logical negation
- && logical and
- || logical or
```

Arithmetic Operators

```
- +
```

Operators (cont'd)

Shift

```
- << logical shift left, (<<< arithmetic)
- >> logical shift right (>>> arithmetic)
```

Conditional

- Only in Verilog selects one of pair expressions
- **?:**
- Logical expression before ? is evaluated
- If true, the expression before : is assigned to output
- If false, expression after : is assigned to output


```
• Y = (A > B) ? 1 : 0
```

```
• Y = (A == B) ? A + B : A - B
```


Simple Combinational Example

```
0
ISE Text Editor (P.15xf) - [simple.v]
                                                             _ & X
  File Edit View Window Layout Help
   22
            input [2:0]
                         SW,
     23
            input
                         push,
5
            output [5:0] led
     25
            );
     26
10
     27
           assign led[0] = 1'b1; // led 0 always on
     28
           assign led[1] = sw[0]; // turn led on when switch on
     29
     30
     31
           assign led[2] = sw[2] & sw[1];
                                        // and operator
     32
     33
           assign led[3] = push;
     34
     35
           assign led[5:4] = 2'b10;
     36
         endmodule
     38
              simple.v
                                                     Ln 1 Col 1 Verilog
```

View Technology Schematic



Decoder Tutorial Demo Example



Verilog Source Code

```
- 0 X
ISE Text Editor (P.15xf) - [decoder.v*]
File Edit View Window Layout Help
                                                                      _ & X
       // Additional Comments:
   19
   module decoder (
   22
           input [2:0] sw,
   23
           output [7:0] led
   24
           );
   25
       assign led = (sw == 3'b000) ? 8'b00000001:
          (sw == 3'b001) ? 8'b00000010
          (sw == 3'b010) ? 8'b00000100 :
   29
          (sw == 3'b011) ? 8'b00001000 :
          (sw == 3'b100) ? 8'b00010000 :
          (sw == 3'b101) ? 8'b00100000 :
          (sw == 3'b110) ? 8'b01000000 :
   33
          8'b100000000;
   34
       endmodule
   35
                                  ×
              decoder.v*
                                                              Ln 1 Col 1 Verilog
```

Concurrent statements

- VHDL
 - Process
 - Signal assignments
- Verilog
 - always statement
 - Continuous assignment assign

Verilog wire and register data objects

- Wire net, connects two signals together
 - wire clk, en;
 - wire [15:0] a_bus;
- Reg register, holds its value from one procedural assignment statement to the next
 - Does not imply a physical register depends on use
 - reg [7:0] b_bus;

Index and Slice

- VHDL
 - Use to and downto to specify slice
 - Concatenation &

```
c_bus(3 downto 0) <= b_bus(7 downto 4);</li>
c_bus(5 downto 0) <= b_bus(7) & a_bus(6 downto 3) & '0';</li>
```

- Verilog
 - Use colon:
 - Concatenation {,}

```
assign c_bus[3:0] = b_bus[7:4];assign c_bus[5:0] = {b_bus[7], a_bus[6:3], 1'b0};
```

21

Internal wires

• Declare internal wires:

Sequential Statements

- VHDL
 - reside in process statement
- Verilog
 - reside in an always statement
 - if statements (no endif)
 - case statements (endcase)
 - for, repeat while loop statements
 - Note: use begin and end to block sequential statements

Decoder – always statement

- 2 to 4 decoder with enable
- Combinational logic using always statement with sensitivity list
 - similar to VHDL process for cyclic behavior
 - (@) event control operator
 - begin .. end block statement
 - note reg for y

```
« 🔳 🗆 🗙
  decoder.v - ISE Text Editor
<u>File</u> <u>E</u>dit
 1 → module decoder(sel,en,y);
         input [1:0] sel;
         input en;
         output [3:0] v;
          reg y;
          always @ (sel, en)
          begin // required if multiple sequential statements
                if (en == 0)
                      y = 4'b1111;
                             = 4'b1110;
                      else if (sel == 2'b01)
                      else if (sel == 2'b10)
                           v = 4'b1011;
                      else
                           y = 4'b0111;
     endmodule
For Help, press F1
```

Decoder (cont'd)

- Combinational logic using always statement with sensitivity list
 - similar to VHDL process for cyclic behavior
 - (@) event control operator
 - begin .. end block statement
 - Statements execute sequentially
 - if statement
 - case statement
 - Note: case expression can concatenate signals ({,})
 - Sensitivity list
 - (a or b or c)
 - Verilog 2001 allows comma-separated list (a, b, c)

Decoder – CASE statement

- CASE is better for this type of design no priority
 - Exactly same logic produced


```
00
ISE Text Editor (P.15xf) - [decoder_case.v]
File Edit View Window Layout Help
                                                                                       _ & X
             input
                          [1:0] sel,
             input
                                      // reg required for y
             output reg [3:0] y
             );
    26
                                       // combine two signals - note order
    29
                   3'b100: v = 4'b1110;
                   3'b110: y = 4'b1011;
                   3'b111: y = 4'b0111;
                   default: y = 4'b1111;
               endcase
    34
    35
         endmodule
    37
                decoder case.v
                                                                           Ln 34 Col 14 Verilog
```

Decoder – 3 to 8 with CASE


```
00
 ISE Text Editor (P.15xf) - [decoder.v*]
                                                                _ & X
  File Edit View Window Layout Help
    module decoder (
      21
      22
               input
                           [2:0] sw,
               output reg [7:0] led
      23
              );
      24
      25
              always @ (sw)
      26
10
      27
                 case (sw)
      28
                    3'b000: led = 8'b00000001;
                    3'b001: led = 8'b00000010;
      29
                              led = 8'b00000100;
      30
                             led = 8'b00001000;
      31
                    3'b100: led = 8'b00010000;
      32
      33
                    3'b101: led = 8'b00100000;
      34
                    3'b110: led = 8'b01000000;
      35
                    3'b111: led = 8'b10000010;
      36
                 endcase
      37
          endmodule
      39
      111
              decoder.v*
                                                      Ln 37 Col 1 Verilog
```

MUX example

- Example multiplexer with conditional operator
- Selects different values for the target signal
 - priority associated with series of conditions
 - (similar to an IF statement)



Synthesis Results – Technology Schematic



O = ((IO * I1 * I3) + (!IO * I1 * I4) + (!IO * !I1 * I5) + (IO * !I1 * I2));

Mux – with CASE statement

• Include all inputs on sensitivity list


Elaborating module <mux case>.

WARNING: HDLCompiler: 91 - "C:\ece3829\mux_case\mux_case.v" Line 34: Signal <i>missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

```
- 0 X
ISE Text Editor (P.15xf) - [mux_case.v]
File Edit View Window Layout Help
                                                     _ & ×
 G H 11 6
    21 module mux case (
          input [3:0] i,
    22
          input a,
    24
         input b,
          output reg q // make q reg type
    26
    27
         wire [1:0] ba;
    28
    29
          assign ba = {b,a}; // combine two inputs together
    30
    31
         always @ (ba)
    33
           case (ba)
               2'b00: q = i[0];
               2'b01: q = i[1];
              2'b10: q = i[2];
              2'b11: q = i[3];
    37
    40 endmodule
                           ×
           mux_case.v
                                              Ln 1 Col 1 Verilog
```

Mux – fixed sensitivity list

• Exact same logic produced as using conditional operator



Priority Encoder

- Priority Encoder using conditional operator
- Priority order determined by sequence

similar to if-else statement


```
00
ISE Text Editor (P.15xf) - [encoder.v*]
    Edit View Window Layout Help
                                                         _ & X
       module encoder (
           input i0,
   22
   23
           input i1,
   24
           input i2,
   25
           input i3,
           output [1:0] a
   26
   27
           );
   28
   29
          assign a = (i3 == 1'b1) ? 2'b11 :
             i2 == 1'b1 ? 2'b10 :
             (i1 == 1'b1) ? 2'b01 :
   31
   32
             2'b00;
   33
   34
       endmodule
                           ×
           encoder.v*
                                                Ln 33 Col 1 Verilog
```

32

Encoder – Technology Schematic

HDL Synthesis Synthesizing Unit <encoder>. Related source file is "C:\ece3829\encoder\encoder.v". WARNING: Xst: 647 - Input <i0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. _ O X > ISE Schematic Viewer (P.15xf) - [encoder (Tech2)] Summary: File Edit View Window Layout Help _ & × inferred 2 Multiplexer(s). Unit <encoder> synthesized. encoder:1 i3 IBUF HDL Synthesis Report a_0_OBUF Mmux_a11 Macro Statistics # Multiplexers 2-bit 2-to-1 multiplexer i1_IBUF a_1_OBUF i2_IBUF encoder encoder (Tech2) [1608,-36]

Add 'gs' output



Synthesize - Design Summary

* Design Summary *
Clock Information:
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
Speed Grade: -3
Minimum period: No path found Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found Maximum combinational path delay: 5.456ns


Implement Design

```
Device Utilization Summary:
Slice Logic Utilization:
                                                 0 out of 18,224
  Number of Slice Registers:
                                                                     0%
  Number of Slice LUTs:
                                                 2 out of
                                                            9,112
                                                                     1%
                                                                     1%
    Number used as logic:
                                                 2 out of 9,112
      Number using O6 output only:
                                                 1
      Number using O5 output only:
      Number using 05 and 06:
                                                 1
      Number used as ROM:
    Number used as Memory:
                                                 0 out of
                                                            2,176
Slice Logic Distribution:
  Number of occupied Slices:
                                                 2 out of
                                                            2,278
  Number of MUXCYs used:
                                                 0 out of
                                                            4,556
  Number of LUT Flip Flop pairs used:
    Number with an unused Flip Flop:
                                                 2 out of
                                                                  100%
    Number with an unused LUT:
                                                 0 out of
                                                                     0%
    Number of fully used LUT-FF pairs:
                                                 0 out of
                                                                     () 응
    Number of slice register sites lost
      to control set restrictions:
                                                 0 out of 18,224
                                                                     0%
```

Creating adder – using LUTs

```
SE Text Editor (P.15xf) - [adder.v]
  File Edit View Window Layout Help
                                                                                 & X
⋖≡
           module adder (
                input [7:0] a,
      22
               input [7:0] b,
      23
2
      24
              output [7:0] c,
              output [7:0] d
      25
               );
      26
      27
              assign c = a + b;
      28
      29
      30
               assign d = { a[5:0] , b[7:6] };
      31
           endmodule
      32
       33
    < III.
                                        ×
                  adder.v
                                                                     Ln 1 Col 1 Verilog
```

Technology Schematic



Example of simple mistake

No errors or warnings!

```
0
ISE Text Editor (P.15xf) - [adder.v*]
File Edit View Window Layout Help
                                                                             _ & X
         module adder (
             input [7:0] a,
    23
             input [7:0] b,
             output [7:0] c,
    25
             output [7:0] d
             );
    26
    27
            assign c = a + b;
    28
    29
            assign d = { a[4:0] , b[7:6] }; // d7 connected to gnd
    30
    31
    32
         endmodule
                adder.v*
                                                                  Ln 27 Col 1 Verilog
```

39

Top-Down Design Hierarchy

• Instantiate module (counter example with decoder)

```
module decoder(
    input [3:0] count,
    output [6:0] seven_seg
    );

// instantiate decoder module in counter
// using position of ports
decoder d1 (count_val, seven_seg_val);

// or using formal and actual names
decoder d1 (.count(count_val), .seven_seg(seven_seg_val));
```

Tri-state example

• Using conditional operator in continuous assignment

