

Accelerating Protocol Synthesis and Detecting Unrealizability with Interpretation Reduction

Derek Egolf and Stavros Tripakis

Northeastern University, Boston

We synthesize TLA+ protocols

- TLA⁺ (Temporal Logic of Actions) [Lamport]
 - Properties: linear, with theories
 - Model checker: TLC; Proof system: TLAPS
- Symbolic representation (not explicit state)
- Used in both academia and industry [Commun. ACM'15]
- Allows "parameterized" protocols (e.g. set of nodes)
- Prior work [FMCAD'24] only other paper on TLA⁺ synthesis

Sketching

[Solar-Lezama]

Example property: not shown

Example sketch

Send(src, dst) :=

$\wedge ???_1$

$\wedge \text{message}' = ???_2$

$\wedge \text{has_lock}' = ???_3$

Receive(src, dst) :=

$\wedge ???_4$

$\wedge \text{message}' = ???_5$

$\wedge \text{has_lock}' = ???_6$

Example completion

Send(src, dst) :=

$\wedge \text{has_lock}[\text{src}]$

$\wedge \text{message}' = \text{message} \cup \{(\text{src}, \text{dst})\}$

$\wedge \text{has_lock}' = \text{has_lock}[\text{src} \leftarrow \text{false}]$

Receive(src, dst) :=

$\wedge (\text{src}, \text{dst}) \in \text{message}$

$\wedge \text{message}' = \text{message} \setminus \{(\text{src}, \text{dst})\}$

$\wedge \text{has_lock}' = \text{has_lock}[\text{dst} \leftarrow \text{true}]$

Sketching, SyGuS

[Solar-Lezama], [Alur et. al.]

Example property: not shown

Example sketch

Send(src, dst) :=

$\wedge ???_1$
 $\wedge \text{message}' = ???_2$
 $\wedge \text{has_lock}' = ???_3$

Receive(src, dst) :=

$\wedge ???_4$
 $\wedge \text{message}' = ???_5$
 $\wedge \text{has_lock}' = ???_6$

Example grammar: not shown

Example completion

Send(src, dst) :=

$\wedge \text{has_lock}[\text{src}]$
 $\wedge \text{message}' = \text{message} \cup \{(\text{src}, \text{dst})\}$
 $\wedge \text{has_lock}' = \text{has_lock}[\text{src} \leftarrow \text{false}]$

Receive(src, dst) :=

$\wedge (\text{src}, \text{dst}) \in \text{message}$
 $\wedge \text{message}' = \text{message} \setminus \{(\text{src}, \text{dst})\}$
 $\wedge \text{has_lock}' = \text{has_lock}[\text{dst} \leftarrow \text{true}]$

Key Contributions

Key Contributions

- Improve state of art in TLA⁺ synthesis (100x)

Key Contributions

- Improve state of art in TLA⁺ synthesis (100x)
- Halt when no solution: *unrealizability*

Key Contributions

- Improve state of art in TLA⁺ synthesis (100x)
- Halt when no solution: *unrealizability*
- New search space reduction technique: *Interpretation Reduction*


Key Contributions

- Improve state of art in TLA⁺ synthesis (100x)
- Halt when no solution: *unrealizability*
- New search space reduction technique: *Interpretation Reduction*
- Improved counterexample generalization for pruning

Problem Statement


Problem

Problem




Synthesis
Tool


Problem




Problem




Problem




Problem



Problem



Problem



Example Input

Example Input

Safe $:= \forall x, y \in \text{Node} : (\text{has_lock}[x] \wedge \text{has_lock}[y]) \Rightarrow (x = y)$

Example Input

Safe $:= \forall x, y \in \text{Node} : (\text{has_lock}[x] \wedge \text{has_lock}[y]) \Rightarrow (x = y)$

Live $:= \dots$

Example Input

Safe $:= \forall x, y \in \text{Node} : (\text{has_lock}[x] \wedge \text{has_lock}[y]) \Rightarrow (x = y)$

Live $:= \dots$

Send(src, dst) $:=$

$\wedge \text{???}_1$

$\wedge \text{message}' = \text{???}_2$

$\wedge \text{has_lock}' = \text{???}_3$

Example Input

Safe $:= \forall x, y \in \text{Node} : (\text{has_lock}[x] \wedge \text{has_lock}[y]) \Rightarrow (x = y)$

Live $:= \dots$

Send(src, dst) $:=$

$\wedge ???_1$

$\wedge \text{message}' = ???_2$

$\wedge \text{has_lock}' = ???_3$

Receive(src, dst) $:= \dots$

Example Input

Safe $:= \forall x, y \in \text{Node} : (\text{has_lock}[x] \wedge \text{has_lock}[y]) \Rightarrow (x = y)$

Live $:= \dots$

Send(src, dst) $:=$

$\wedge ???_1$

$\wedge \text{message}' = ???_2$

$\wedge \text{has_lock}' = ???_3$

Receive(src, dst) $:= \dots$

$???_2 \rightarrow S_2$

$S_2 \rightarrow T \mid S_2 \setminus S_2 \mid S_2 \cup S_2$

$T \rightarrow \text{message} \mid \{(N, N)\}$

$N \rightarrow \text{src} \mid \text{dst}$

Example Input

Safe $:= \forall x, y \in \text{Node} : (\text{has_lock}[x] \wedge \text{has_lock}[y]) \Rightarrow (x = y)$

Live $:= \dots$

Send(src, dst) $:=$

$\wedge ???_1$

$\wedge \text{message}' = ???_2$

$\wedge \text{has_lock}' = ???_3$

Receive(src, dst) $:= \dots$

$???_2 \rightarrow S_2$

$S_2 \rightarrow T \mid S_2 \setminus S_2 \mid S_2 \cup S_2$

$T \rightarrow \text{message} \mid \{(N, N)\}$

$N \rightarrow \text{src} \mid \text{dst}$

$???_1 \rightarrow \dots$

$???_3 \rightarrow \dots$

Solution

CEGIS

Counterexample-Guided Inductive Synthesis [Solar-Lezama]

CEGIS

Counterexample-Guided Inductive Synthesis [Solar-Lezama]

Learner

CEGIS


Counterexample-Guided Inductive Synthesis [Solar-Lezama]

Learner

Verifier
(TLC)


CEGIS

Counterexample-Guided Inductive Synthesis [Solar-Lezama]




CEGIS

Counterexample-Guided Inductive Synthesis [Solar-Lezama]




CEGIS

Counterexample-Guided Inductive Synthesis [Solar-Lezama]



CEGIS

Counterexample-Guided Inductive Synthesis [Solar-Lezama]



Improving the Learner

- Naive Learner: ignore cex, enumerate all protocols
 - *many protocols; model checking expensive*
- Idea 1; **discard protocols before model checking**
 - Pruning constraints: generalize counterexamples
- Idea 2; **avoids enumerating protocols in the first place**
 - Equivalence reduction: do not use equiv. subexpressions
- Idea 2++; Interpretation reduction: **use weak eq. relation**

Generalizing Counterexamples

Generalizing Counterexamples w/ Pruning Constraints

Generalizing Counterexamples w/ Pruning Constraints

cex: $[x \mapsto a] \xrightarrow{A_1} [x \mapsto b]$ (safety violation to, e.g., always $x \neq b$)

Generalizing Counterexamples w/ Pruning Constraints

cex: $[x \mapsto a] \xrightarrow{A_1} [x \mapsto b]$ (safety violation to, e.g., always $x \neq b$)

Sketch: $(A_1 := ???_1 \wedge x' = ???_2)$

Generalizing Counterexamples w/ Pruning Constraints

cex: $[x \mapsto a] \xrightarrow{A_1} [x \mapsto b]$ (safety violation to, e.g., always $x \neq b$)

Sketch: $(A_1 := ???_1 \wedge x' = ???_2)$

Bad Completion: $(A_1 := \text{true} \wedge x' = b)$

Generalizing Counterexamples w/ Pruning Constraints

cex: $[x \mapsto a] \xrightarrow{A_1} [x \mapsto b]$ (safety violation to, e.g., always $x \neq b$)

Sketch: $(A_1 := ???_1 \wedge x' = ???_2)$

Bad Completion: $(A_1 := \text{true} \wedge x' = b)$

Bad Completion: $(A_1 := x = a \wedge x' = b)$

Generalizing Counterexamples w/ Pruning Constraints

cex: $[x \mapsto a] \xrightarrow{A_1} [x \mapsto b]$ (safety violation to, e.g., always $x \neq b$)

Sketch: $(A_1 := ???_1 \wedge x' = ???_2)$

Bad Completion: $(A_1 := \text{true} \wedge x' = b)$

Bad Completion: $(A_1 := x = a \wedge x' = b)$

Good Completion: $(A_1 := x = a \wedge x' = a)$

Generalizing Counterexamples w/ Pruning Constraints

cex: $[x \mapsto a] \xrightarrow{A_1} [x \mapsto b]$ (safety violation to, e.g., always $x \neq b$)

Sketch: $(A_1 := ???_1 \wedge x' = ???_2)$

Bad Completion: $(A_1 := \text{true} \wedge x' = b)$

Bad Completion: $(A_1 := x = a \wedge x' = b)$

Good Completion: $(A_1 := x = a \wedge x' = a)$

Good Completion: $(A_1 := x \neq a \wedge x' = b)$

Generalizing Counterexamples w/ Pruning Constraints

cex: $[x \mapsto a] \xrightarrow{A_1} [x \mapsto b]$ (safety violation to, e.g., always $x \neq b$)

Sketch: $(A_1 := ???_1 \wedge x' = ???_2)$

Bad Completion: $(A_1 := \text{true} \wedge x' = b)$

Bad Completion: $(A_1 := x = a \wedge x' = b)$

Good Completion: $(A_1 := x = a \wedge x' = a)$

Good Completion: $(A_1 := x \neq a \wedge x' = b)$

Idea: treat cex as a path. Disable an action or point it somewhere else.

Generalizing Counterexamples w/ Pruning Constraints

cex: $[x \mapsto a] \xrightarrow{A_1} [x \mapsto b]$ (safety violation to, e.g., always $x \neq b$)

Sketch: $(A_1 := ???_1 \wedge x' = ???_2)$

Bad Completion: $(A_1 := \text{true} \wedge x' = b)$

Bad Completion: $(A_1 := x = a \wedge x' = b)$

Good Completion: $(A_1 := x = a \wedge x' = a)$

Good Completion: $(A_1 := x \neq a \wedge x' = b)$

Idea: treat cex as a path. Disable an action or point it somewhere else.

$\pi_{\text{cex}} :=$

Generalizing Counterexamples w/ Pruning Constraints

cex: $[x \mapsto a] \xrightarrow{A_1} [x \mapsto b]$ (safety violation to, e.g., always $x \neq b$)

Sketch: $(A_1 := ???_1 \wedge x' = ???_2)$

Bad Completion: $(A_1 := \text{true} \wedge x' = b)$

Bad Completion: $(A_1 := x = a \wedge x' = b)$

Good Completion: $(A_1 := x = a \wedge x' = a)$

Good Completion: $(A_1 := x \neq a \wedge x' = b)$

Idea: treat cex as a path. Disable an action or point it somewhere else.

$\pi_{\text{cex}} := ???_1([x \mapsto a]) \neq \text{true}$

Generalizing Counterexamples w/ Pruning Constraints

cex: $[x \mapsto a] \xrightarrow{A_1} [x \mapsto b]$ (safety violation to, e.g., always $x \neq b$)

Sketch: $(A_1 := ???_1 \wedge x' = ???_2)$

Bad Completion: $(A_1 := \text{true} \wedge x' = b)$

Bad Completion: $(A_1 := x = a \wedge x' = b)$

Good Completion: $(A_1 := x = a \wedge x' = a)$

Good Completion: $(A_1 := x \neq a \wedge x' = b)$

Idea: treat cex as a path. Disable an action or point it somewhere else.

$\pi_{\text{cex}} := ???_1([x \mapsto a]) \neq \text{true} \vee ???_2([x \mapsto a]) \neq b$

Generalizing Counterexamples (Cont.)

- In general: many completions violate π_{cex}
- (Ideally) **Theorem**: cex belongs to P iff $P \not\models \pi_{\text{cex}}$
- (Reality) π_{cex} underprunes when cex is stuttering violation
- π_{cex} exact for safety, deadlock, and liveness cex
- Prior work [FMCAD'24] only exact for safety
- Checking $P \models \pi_{\text{cex}}$ cheaper than model checking.

Interpretation Reduction

Standard Equivalence Reduction

Example grammar

$$???_1 \rightarrow Y$$

$$Y \rightarrow u \mid X + Y$$

$$X \rightarrow 0 \mid v \mid X + X$$

Standard Equivalence Reduction

Example grammar

$u : Y$

$$???_1 \rightarrow Y$$

$$Y \rightarrow u \mid X + Y$$

$$X \rightarrow 0 \mid v \mid X + X$$

Standard Equivalence Reduction

Example grammar

$$u : Y$$

$$v : X$$

$$???_1 \rightarrow Y$$

$$Y \rightarrow u \mid X + Y$$

$$X \rightarrow 0 \mid v \mid X + X$$

Standard Equivalence Reduction

Example grammar

$$???_1 \rightarrow Y$$

$$Y \rightarrow u \mid X + Y$$

$$X \rightarrow 0 \mid v \mid X + X$$

$$u : Y$$

$$v : X$$

$$v + u : Y$$

Standard Equivalence Reduction

Example grammar

$$???_1 \rightarrow Y$$

$$Y \rightarrow u \mid X + Y$$

$$X \rightarrow 0 \mid v \mid X + X$$

$$u : Y$$

$$v : X$$

$$v + u : Y$$

$$0 : X$$

Standard Equivalence Reduction

Example grammar

$$???_1 \rightarrow Y$$

$$Y \rightarrow u \mid X + Y$$

$$X \rightarrow 0 \mid v \mid X + X$$

$$u : Y$$

$$v : X$$

$$v + u : Y$$

$$0 : X$$

$$0 + u : Y$$

Standard Equivalence Reduction

Example grammar

$$???_1 \rightarrow Y$$

$$Y \rightarrow u \mid X + Y$$

$$X \rightarrow 0 \mid v \mid X + X$$

$$u : Y$$

$$v : X$$

$$v + u : Y$$

$$0 : X$$

$$0 + u : Y$$

Standard Equivalence Reduction

Example grammar

$$???_1 \rightarrow Y$$

$$Y \rightarrow u \mid X + Y$$

$$X \rightarrow 0 \mid v \mid X + X$$

Discard $0 + u$.

Do not enumerate, e.g.,

$$0 + (0 + u).$$

$$u : Y$$

$$v : X$$

$$v + u : Y$$

$$0 : X$$

$$0 + u : Y$$

Standard Equivalence Reduction

Example grammar

$$???_1 \rightarrow Y$$

$$Y \rightarrow u \mid X + Y$$

$$X \rightarrow 0 \mid v \mid X + X$$

Discard $0 + u$.

Do not enumerate, e.g.,

$$0 + (0 + u).$$

$$u : Y$$

$$v : X$$

$$v + u : Y$$

$$0 : X$$

$$0 + u : Y$$

[FMCAD'24] uses standard
equivalence reduction

Absolute Equivalence

Absolute Equivalence

E.g., $x + y \equiv y + x$

Absolute Equivalence

E.g., $x + y \equiv y + x$

$e_1 \equiv e_2$ means: for all α , $e_1(\alpha) = e_2(\alpha)$

Absolute Equivalence

E.g., $x + y \equiv y + x$

$e_1 \equiv e_2$ means: for all α , $e_1(\alpha) = e_2(\alpha)$

Interpretation Equivalence

Absolute Equivalence

E.g., $x + y \equiv y + x$

$e_1 \equiv e_2$ means: for all α , $e_1(\alpha) = e_2(\alpha)$

Interpretation Equivalence

E.g., $x + y \equiv_{\mathcal{A}} x + x$ for $\mathcal{A} = \{[x \mapsto 0, y \mapsto 0], [x \mapsto 42, y \mapsto 42]\}$

Absolute Equivalence

E.g., $x + y \equiv y + x$

$e_1 \equiv e_2$ means: for all α , $e_1(\alpha) = e_2(\alpha)$

Interpretation Equivalence

E.g., $x + y \equiv_{\mathcal{A}} x + x$ for $\mathcal{A} = \{[x \mapsto 0, y \mapsto 0], [x \mapsto 42, y \mapsto 42]\}$

$e_1 \equiv_{\mathcal{A}} e_2$ means: for all $\alpha \in \mathcal{A}$, $e_1(\alpha) = e_2(\alpha)$

Relevant Interpretations

Relevant Interpretations

- Q: Which interpretations are in \mathcal{A} ?

Relevant Interpretations

- Q: Which interpretations are in \mathcal{A} ?
- A: All interpretations (states) appearing in pruning constraints.

Relevant Interpretations

- Q: Which interpretations are in \mathcal{A} ?
- A: All interpretations (states) appearing in pruning constraints.

For instance:

$$\Pi = \{ ???_1([x \mapsto 0, y \mapsto 1]) \neq 1 \}$$

$$\mathcal{A} = \{ [x \mapsto 0, y \mapsto 1] \}$$

Relevant Interpretations

- Q: Which interpretations are in \mathcal{A} ?
- A: All interpretations (states) appearing in pruning constraints.

For instance:

$$\Pi = \{ ???_1([x \mapsto 0, y \mapsto 1]) \neq 1 \}$$

$$\mathcal{A} = \{ [x \mapsto 0, y \mapsto 1] \}$$

Note: $y \not\models \Pi$, since y evaluates to 1.

Relevant Interpretations

- Q: Which interpretations are in \mathcal{A} ?
- A: All interpretations (states) appearing in pruning constraints.

For instance:

$$\Pi = \{ ???_1([x \mapsto 0, y \mapsto 1]) \neq 1 \}$$

$$\mathcal{A} = \{ [x \mapsto 0, y \mapsto 1] \}$$

Note: $y \not\models \Pi$, since y evaluates to 1.

Also note: $x + y \not\models \Pi$, since $0 + 1 = 1$.

Relevant Interpretations

- Q: Which interpretations are in \mathcal{A} ?
- A: All interpretations (states) appearing in pruning constraints.

For instance:

$$\Pi = \{ ???_1([x \mapsto 0, y \mapsto 1]) \neq 1 \}$$

$$\mathcal{A} = \{ [x \mapsto 0, y \mapsto 1] \}$$

Note: $y \not\models \Pi$, since y evaluates to 1.

Also note: $x + y \not\models \Pi$, since $0 + 1 = 1$.

Finally, note $y \equiv_{\mathcal{A}} x + y$.

Interpretation Reduction

- Let $\mathcal{A} = \{ [x \mapsto 0, y \mapsto 1] \}$ have all relevant interpretations
- Suppose we've enumerated the subexpressions x and y
- Should we enumerate subexpression $x + y$?
- No, $y \equiv_{\mathcal{A}} x + y$
- **Theorem.** one representative per eq. class mod \mathcal{A} is sufficient to maintain completeness of the synthesis algorithm
- **Lemma.** $e_1 \equiv_{\mathcal{A}} e_2 \implies (e_1 \models \Pi \Leftrightarrow e_2 \models \Pi)$

Summary: Improving the Learner

- Idea 1; **discard protocols before model checking**
 - Pruning constraints: generalize counterexamples
- Idea 2; **avoids enumerating protocols in the first place**
 - Equivalence reduction: do not use equiv. subexpressions
- Idea 2++; Interpretation reduction: **use weak eq. relation**
- More details in paper!

Unrealizability


- Detected when pool of enumerated expression reaches fixed point
- Requires sufficiently weak equivalence relation
- weaker = faster fixed point

Experimental Evaluation


Setup

- Our tool: Polysemist
- Compare with state of art tool: Scythe (FMCAD 2024)
- Benchmarks based on those of Scythe
- 7 case studies, including: reconfig-raft, 2PC, SKV, locks
- Realizable ($n = 171$) and Unrealizable ($n = 123$) experiments
- Easiest: all pre- or post-conditions in 1 action
- Hardest: all pre- and post-conditions in 2 actions


Scythe vs Polysemist Runtime (Realizable Experiments)




Scythe vs Polysemist Runtime (Realizable Experiments)




Scythe vs Polysemist Runtime (Realizable Experiments)



Scythe vs Polysemist Runtime (Realizable Experiments)



Scythe vs Polysemist Runtime (Realizable Experiments)



Unrealizable Experiments

- $n = 123$
- **Scythe** : TO=107 / HALT=16
- **Polysemist** : TO=43 / HALT=80
 - Usually halted in <60 seconds
 - Did not TO unless Scythe did

Conclusion

Summary

Summary

- CEGIS for TLA^+ protocols

Summary

- CEGIS for TLA^+ protocols
- Counterexample generalization avoids redundant model checking

Summary

- CEGIS for TLA^+ protocols
- Counterexample generalization avoids redundant model checking
- Interpretation reduction avoids redundant enumeration

Summary


- CEGIS for TLA^+ protocols
- Counterexample generalization avoids redundant model checking
- Interpretation reduction avoids redundant enumeration
- 100x improvements over state of art

Summary

- CEGIS for TLA^+ protocols
- Counterexample generalization avoids redundant model checking
- Interpretation reduction avoids redundant enumeration
- 100x improvements over state of art
- Recognize 5x more unrealizable instances than state of art

Thank you!

egolf.d@northeastern.edu



Paper, Tool, Slides, Poster