

ECC for NAND Flash

Osso Vahabzadeh

TexasLDPC Inc.



Overview

- Why Is Error Correction Needed in Flash Memories?
- Error Correction Codes Fundamentals
- Low-Density Parity-Check (LDPC) Codes
- LDPC Encoding and Decoding Methods
- Decoder Architectures for LDPC Codes




Overview


- Why Is Error Correction Needed in Flash Memories?
- Error Correction Codes Fundamentals
- Low-Density Parity-Check (LDPC) Codes
- LDPC Encoding and Decoding Methods
- Decoder Architectures for LDPC Codes



NAND Flash Basics

- Information is stored in a NAND flash cell by inducing a certain voltage to its floating gate.
- To read the stored bit(s), the cell voltage is compared with a set of threshold voltages and a hard-decision bit is sent out.








- Cell voltages change randomly over time and with memory wear out. So read voltage is a random variable.
- As the number of P/E cycles increases, the threshold voltage distributions widen and shift.




- Cell voltages change randomly over time and with memory wear out. So read voltage is a random variable.
- As the number of P/E cycles increases, the threshold voltage distributions widen and shift.






- Cell voltages change randomly over time and with memory wear out. So read voltage is a random variable.
- As the number of P/E cycles increases, the threshold voltage distributions widen and shift.






- Cell voltages change randomly over time and with memory wear out. So read voltage is a random variable.
- As the number of P/E cycles increases, the threshold voltage distributions widen and shift.






- Cell voltages change randomly over time and with memory wear out. So read voltage is a random variable.
- As the number of P/E cycles increases, the threshold voltage distributions widen and shift.






- Cell voltages change randomly over time and with memory wear out. So read voltage is a random variable.
- As the number of P/E cycles increases, the threshold voltage distributions widen and shift.





- Cell voltages change randomly over time and with memory wear out. So read voltage is a random variable.
- As the number of P/E cycles increases, the threshold voltage distributions widen and shift.



Read errors occur when distributions overlap.



Overview

- Why Is Error Correction Needed in Flash Memories?
- Error Correction Codes Fundamentals
- Low-Density Parity-Check (LDPC) Codes
- LDPC Encoding and Decoding Methods
- Decoder Architectures for LDPC Codes





• Linear Block codes: $(u_1, ..., u_k) \rightarrow (c_1, ..., c_n), n > k$



Linear Block codes: $(u_1, ..., u_k) \rightarrow (c_1, ..., c_n), n > k$

k: Data block size n: Codeword size m = n - k: Number of parity bits



Linear Block codes: $(u_1, ..., u_k) \rightarrow (c_1, ..., c_n), n > k$

k: Data block size n: Codeword size m = n - k: Number of parity bits

Example: $k = 4, n = 7, m = 3 \rightarrow A$ (7, 4) block code



- Linear Block codes: $(u_1, ..., u_k) \rightarrow (c_1, ..., c_n), n > k$
- k: Data block size n: Codeword size m = n k: Number of parity bits
- Example: $k = 4, n = 7, m = 3 \rightarrow A$ (7, 4) block code

$$c_1 = u_1$$

$$c_2 = u_2$$

$$c_3 = u_3$$

$$c_4 = u_4$$

$$c_5 = u_1 + u_2 + u_3$$

$$c_6 = u_2 + u_3 + u_4$$

$$c_7 = u_1 + u_2 + u_4$$



- Linear Block codes: $(u_1, ..., u_k) \rightarrow (c_1, ..., c_n), n > k$ k: Data block size n: Codeword size m = n - k: Number of parity bits
- Example: $k = 4, n = 7, m = 3 \to A (7, 4)$ block code

```
c_1=u_1
c_2=u_2
c_3=u_3
c_4=u_4
c_5=u_1+u_2+u_3
c_6=u_2+u_3+u_4
c_7=u_1+u_2+u_4
Systematic code
```



- Linear Block codes: $(u_1, ..., u_k) \rightarrow (c_1, ..., c_n), n > k$
 - k: Data block size n: Codeword size m = n k: Number of parity bits

Example: $k = 4, n = 7, m = 3 \rightarrow A$ (7, 4) block code

$$c_1 = u_1$$
 $c_2 = u_2$
 $c_3 = u_3$
 $c_4 = u_4$

Systematic code

 $c_5 = u_1 + u_2 + u_3$
 $c_6 = u_2 + u_3 + u_4$
 $c_7 = u_1 + u_2 + u_4$

Parity bits


 $c_1 + c_2 + c_3 + c_5 = 0$
 $c_2 + c_3 + c_4 + c_6 = 0$
 $c_1 + c_2 + c_4 + c_7 = 0$

Parity check equations



$$c_1 = u_1$$


 $c_2 = u_2$
 $c_3 = u_3$
 $c_4 = u_4$
 $c_5 = u_1 + u_2 + u_3$
 $c_6 = u_2 + u_3 + u_4$
 $c_7 = u_1 + u_2 + u_4$





$$c_1 = u_1$$


 $c_2 = u_2$
 $c_3 = u_3$
 $c_4 = u_4$
 $c_5 = u_1 + u_2 + u_3$
 $c_6 = u_2 + u_3 + u_4$
 $c_7 = u_1 + u_2 + u_4$





$$c_1 = u_1$$

 $c_2 = u_2$
 $c_3 = u_3$
 $c_4 = u_4$
 $c_5 = u_1 + u_2 + u_3$
 $c_6 = u_2 + u_3 + u_4$
 $c_7 = u_1 + u_2 + u_4$



$$G = \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 & 1 & 1 & 1 \\ 0 & 0 & 1 & 0 & 1 & 1 & 0 \\ 0 & 0 & 0 & 1 & 0 & 1 & 1 \end{bmatrix}$$
 Generator Matrix

 $G = [I_{k \times k}, P_{k \times (n-k)}]$

$$c_1 + c_2 + c_3 + c_5 = 0$$

$$c_2 + c_3 + c_4 + c_6 = 0$$


$$c_1 + c_2 + c_4 + c_7 = 0$$

$$H = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$
 Parity-Check Matrix



$$c_1 = u_1$$

 $c_2 = u_2$
 $c_3 = u_3$
 $c_4 = u_4$
 $c_5 = u_1 + u_2 + u_3$
 $c_6 = u_2 + u_3 + u_4$
 $c_7 = u_1 + u_2 + u_4$



$$\mathbf{G} = \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 & 1 & 1 & 1 \\ 0 & 0 & 1 & 0 & 1 & 1 & 0 \\ 0 & 0 & 0 & 1 & 0 & 1 & 1 \end{bmatrix} \qquad \text{Generator Matrix}$$

$$c_1 + c_2 + c_3 + c_5 = 0$$

$$c_2 + c_3 + c_4 + c_6 = 0$$

$$c_1 + c_2 + c_4 + c_7 = 0$$

$$H = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$
 Parity-Check Matrix

$$\boldsymbol{H} = \left[\boldsymbol{P}^t, \boldsymbol{I}_{(n-k)\times(n-k)} \right]$$

 $G = [I_{k \times k}, P_{k \times (n-k)}]$



$$c_1 = u_1$$

 $c_2 = u_2$
 $c_3 = u_3$
 $c_4 = u_4$
 $c_5 = u_1 + u_2 + u_3$
 $c_6 = u_2 + u_3 + u_4$
 $c_7 = u_1 + u_2 + u_4$

$$\boldsymbol{G} = \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 & 1 & 1 & 1 \\ 0 & 0 & 1 & 0 & 1 & 1 & 0 \\ 0 & 0 & 0 & 1 & 0 & 1 & 1 \end{bmatrix} \qquad \text{Generator Matrix}$$

 $G = [I_{k \times k}, P_{k \times (n-k)}]$

$$c_1 + c_2 + c_3 + c_5 = 0$$

$$c_2 + c_3 + c_4 + c_6 = 0$$

$$c_1 + c_2 + c_4 + c_7 = 0$$

$$H = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$
 Parity-Check Matrix

$$\boldsymbol{H} = \left[\boldsymbol{P}^t, \boldsymbol{I}_{(n-k)\times(n-k)} \right]$$

$$c = uG = [u, p]$$

$$cH^t = 0$$

$$\mathbf{G}\mathbf{H}^t = 0$$




Overview

- Why Is Error Correction Needed in Flash Memories?
- Error Correction Codes Fundamentals
- Low-Density Parity-Check (LDPC) Codes
- LDPC Encoding and Decoding Methods
- Decoder Architectures for LDPC Codes



Parity-check matrix:

$$\boldsymbol{H} = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$






Parity-check matrix:

$$\boldsymbol{H} = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$

Variable nodes: Left nodes






Parity-check matrix:

$$\boldsymbol{H} = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$

Variable nodes: Left nodes

Check nodes: Right nodes






Parity-check matrix:

$$\boldsymbol{H} = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$

Variable nodes: Left nodes

Check nodes: Right nodes

Edges connect variable nodes and check nodes





Parity-check matrix:


$$\boldsymbol{H} = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$

Variable nodes: Left nodes

Check nodes: Right nodes

Edges connect variable nodes and check nodes

Each **edge** represents a '1' in the *H* matrix





Parity-check matrix:


$$\boldsymbol{H} = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$

Variable nodes: Left nodes

Check nodes: Right nodes

Edges connect variable nodes and check nodes

Each **edge** represents a **'1'** in the *H* matrix





Parity-check matrix:


$$\boldsymbol{H} = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$

Variable nodes: Left nodes

Check nodes: Right nodes

Edges connect variable nodes and check nodes

Each **edge** represents a **'1'** in the *H* matrix





Parity-check matrix:


$$\mathbf{H} = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$

Variable nodes: Left nodes

Check nodes: Right nodes

Edges connect variable nodes and check nodes

Each **edge** represents a '1' in the *H* matrix





Parity-check matrix:


$$H = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$

Variable nodes: Left nodes

Check nodes: Right nodes

Edges connect variable nodes and check nodes

Each **edge** represents a '1' in the *H* matrix





Parity-check matrix:


$$H = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$

Variable nodes: Left nodes

Check nodes: Right nodes

Edges connect variable nodes and check nodes

Each **edge** represents a '1' in the *H* matrix






LDPC Codes

- Linear block codes with low-density parity-check matrices
- Number of nonzeros increases linearly with the block length (sparseness)
- Iterative message passing decoders
- Decoding complexity depends linearly on the number of nonzeros and on block length
- The generator matrix is constructed from a sparse parity-check matrix



QC-LDPC Matrix: Example



$$\sigma = \begin{bmatrix} 0 & 0 & \dots & 0 & 1 \\ 1 & 0 & \dots & 0 & 0 \\ 0 & 1 & \dots & .0 & 0 \\ \vdots & & & & & \\ 0 & 0 & \dots & .1 & 0 \end{bmatrix}$$

$$H = \begin{bmatrix} I & I & I & \dots & I \\ I & \sigma & \sigma^{2} & \dots & \sigma^{r-1} \\ I & \sigma^{2} & \sigma^{4} & \dots & \sigma^{2(r-1)} \\ \vdots & & & & & \\ I & \sigma^{c-1} & \sigma^{(c-1)2} & \dots & \sigma^{(c-1)(r-1)} \end{bmatrix}$$

Example H Matrix: Array LDPC code

r: row/ check node degree = 5

c: column/variable node degree = 3

Sc: circulant size = 7

N: code length = $Sc \times r$ = 35



Overview

- Why Is Error Correction Needed in Flash Memories?
- Error Correction Codes Fundamentals
- Low-Density Parity-Check (LDPC) Codes
- LDPC Encoding and Decoding Methods
- Decoder Architectures for LDPC Codes



LDPC Encoding

- For Systematic codes: c = [u, p].
- Suppose $\mathbf{H} = [\mathbf{H}_{u}, \mathbf{H}_{p}]$, where \mathbf{H}_{p} is $(n m) \times (n m)$ and invertible. Then

$$cH^{t} = 0$$

$$= [u, p] \times \begin{bmatrix} H_{u}^{t} \\ H_{p}^{t} \end{bmatrix}$$

$$= uH_{u}^{t} + pH_{p}^{t}$$

$$pH_{p}^{t} = uH_{u}^{t}$$

$$p = uH_{u}^{t}(H_{p}^{-1})^{t}$$



LDPC Encoding

- For Systematic codes: c = [u, p].
- Suppose $\mathbf{H} = [\mathbf{H}_{\mathbf{u}}, \mathbf{H}_{\mathbf{p}}]$, where $\mathbf{H}_{\mathbf{p}}$ is $(n m) \times (n m)$ and invertible. Then

$$cH^{t} = 0$$

$$= [u, p] \times \begin{bmatrix} H_{u}^{t} \\ H_{p}^{t} \end{bmatrix}$$

$$= uH_{u}^{t} + pH_{p}^{t}$$


$$pH_{p}^{t} = uH_{u}^{t}$$

$$p = uH_{u}^{t}(H_{p}^{-1})^{t}$$





































































• The decoding is successful when all the parity checks are satisfied (i.e. zero).




There are four types of LLR messages






- There are four types of LLR messages
 - $_{\circ}$ Message from the channel to the n-th bit node, $L_{_{\!\scriptscriptstyle
 m L}}$





- There are four types of LLR messages
 - $_{\circ}$ Message from the channel to the n-th bit node, $L_{_{r}}$
 - Message from n-th bit node to the m-th check node

 $Q_{n->m}^{(i)}$ or simply $Q_{nm}^{(i)}$






- There are four types of LLR messages
 - $_{\circ}$ Message from the channel to the n-th bit node, $L_{_{n}}$
 - \circ Message from n-th bit node to the m-th check node $Q_{n->m}^{(i)}$ or simply
 - Message from the m-th check node to the n-th bit node

 $R_{m-2n}^{(i)}$ simply


 $R_{mn}^{(i)}$




Channel Detector



- There are four types of LLR messages
 - $_{\circ}$ Message from the channel to the n-th bit node, $L_{_{\scriptscriptstyle
 m L}}$
 - \circ Message from n-th bit node to the m-th check node $Q_{n->m}^{(i)}$ or simply
 - o Message from the m-th check node to the n-th bit node
 - $_{\circ}$ Overall reliability information for n-th bit-node $P_{_{\prime}}$





Channel Detector



Notation used in the equations

```
x_n is the transmitted bit n,
```

 L_n is the initial LLR message for a bit node (also called as variable node) n, received from channel/detector

 P_n is the overall LLR message for a bit node n,

 \widehat{x}_n is the decoded bit n (hard decision based on P_n),

[Frequency of P and hard decision update depends on decoding schedule]

M(n) is the set of the neighboring check nodes for variable node n,

N(m) is the set of the neighboring bit nodes for check node m.

For the i^{th} iteration,

 $Q_{nm}^{(i)}$ is the LLR message from bit node n to check node m

 $R_{mn}^{(i)}$ is the LLR message from check node m to bit node n.



(A) check node processing: for each m and $n \in N(m)$,

$$R_{mn}^{(i)} = \delta_{mn}^{(i)} \kappa_{mn}^{(i)} \tag{1}$$

$$\kappa_{mn}^{(i)} = \left| R_{mn}^{(i)} \right| = \min_{n' \in \mathcal{N}(m) \setminus n} \left| Q_{n'm}^{(i-1)} \right| \tag{2}$$



(A) check node processing: for each m and $n \in N(m)$,

$$R_{mn}^{(i)} = \delta_{mn}^{(i)} \kappa_{mn}^{(i)} \tag{1}$$

$$\kappa_{mn}^{(i)} = \left| R_{mn}^{(i)} \right| = \min_{n' \in \mathcal{N}(m) \setminus n} \left| Q_{n'm}^{(i-1)} \right| \tag{2}$$

The sign of check node message $R_{\it mn}^{(i)}$ is defined as

$$\mathcal{S}_{mn}^{(i)} = \left(\prod_{n' \in \mathcal{N}(m) \setminus n} \operatorname{sgn}\left(Q_{n'm}^{(i-1)}\right) \right) \tag{3}$$

where $\delta_{mn}^{(i)}$ takes value of +1 or -1



(B) *Variable-node processing*: for each n and $m \in M(n)$:

$$Q_{nm}^{(i)} = L_n + \sum_{m' \in M(n) \setminus m} R_{m'n}^{(i)}$$
(4)



(B) Variable-node processing: for each n and $m \in M(n)$:

$$Q_{nm}^{(i)} = L_n + \sum_{m' \in M(n) \setminus m} R_{m'n}^{(i)}$$
(4)

(C) P Update and Hard Decision

$$P_{n} = L_{n} + \sum_{m \in M(n)} R_{mn}^{(i)}$$
 (5)



(B) Variable-node processing: for each n and $m \in M(n)$:

$$Q_{nm}^{(i)} = L_n + \sum_{m' \in M(n) \setminus m} R_{m'n}^{(i)}$$
(4)

(C) P Update and Hard Decision

$$P_{n} = L_{n} + \sum_{m \in M(n)} R_{mn}^{(i)} \tag{5}$$

A hard decision is taken where $\hat{x}_n = 0$ if $P_n \ge 0$, and $\hat{x}_n = 1$ if $P_n < 0$.



(B) *Variable-node processing*: for each n and $m \in M(n)$:

$$Q_{nm}^{(i)} = L_n + \sum_{m' \in M(n) \setminus m} R_{m'n}^{(i)}$$
(4)

(C) P Update and Hard Decision

$$P_{n} = L_{n} + \sum_{m \in M(n)} R_{mn}^{(i)} \tag{5}$$

A hard decision is taken where $\hat{x}_n = 0$ if $P_n \ge 0$, and $\hat{x}_n = 1$ if $P_n < 0$.

If $\hat{x}_n H^T = 0$, the decoding process is finished with \hat{x}_n as the decoder output; otherwise, repeat steps (A) to (C).



(B) Variable-node processing: for each n and $m \in M(n)$:

$$Q_{nm}^{(i)} = L_n + \sum_{m' \in M(n) \setminus m} R_{m'n}^{(i)}$$
(4)

(C) P Update and Hard Decision

$$P_{n} = L_{n} + \sum_{m \in M(n)} R_{mn}^{(i)} \tag{5}$$

A hard decision is taken where $\hat{x}_n = 0$ if $P_n \ge 0$, and $\hat{x}_n = 1$ if $P_n < 0$.

If $\hat{x}_n H^T = 0$, the decoding process is finished with \hat{x}_n as the decoder output; otherwise, repeat steps (A) to (C).

If the decoding process doesn't end within some maximum iteration, stop and output error message.



(B) *Variable-node processing*: for each n and $m \in M(n)$:

$$Q_{nm}^{(i)} = L_n + \sum_{m' \in M(n) \setminus m} R_{m'n}^{(i)}$$
(4)

(C) P Update and Hard Decision

$$P_{n} = L_{n} + \sum_{m \in M(n)} R_{mn}^{(i)} \tag{5}$$

A hard decision is taken where $\hat{x}_n = 0$ if $P_n \ge 0$, and $\hat{x}_n = 1$ if $P_n < 0$.

If $\hat{x}_n H^T = 0$, the decoding process is finished with \hat{x}_n as the decoder output; otherwise, repeat steps (A) to (C).

If the decoding process doesn't end within some maximum iteration, stop and output error message.

Scaling or offset can be applied on R messages and/or Q messages for better performance.



(B) Variable-node processing: for each n and $m \in M(n)$:

$$Q_{nm}^{(i)} = L_n + \sum_{m' \in M(n) \setminus m} R_{m'n}^{(i)}$$
(4)

(C) P Update and Hard Decision

$$P_{n} = L_{n} + \sum_{m \in M(n)} R_{mn}^{(i)} \tag{5}$$

A hard decision is taken where $\hat{x}_n = 0$ if $P_n \ge 0$, and $\hat{x}_n = 1$ if $P_n < 0$.


If $\hat{x}_n H^T = 0$, the decoding process is finished with \hat{x}_n as the decoder output; otherwise, repeat steps (A) to (C).

If the decoding process doesn't end within some maximum iteration, stop and output error message.


Scaling or offset can be applied on R messages and/or Q messages for better performance.

The Min-Sum algorithm can be used in both hard-decision (HD) and soft-decision (SD) modes. In HD mode, LLRs have same magnitude with lower bit resolution










































P and HD

update:


Flash Memory Summit





m = 1

m = 0




m = 2

n = 5


+1


0






































































Overview

- Why Is Error Correction Needed in Flash Memories?
- Error Correction Codes Fundamentals
- Low-Density Parity-Check (LDPC) Codes
- LDPC Encoding and Decoding Methods
- Decoder Architectures for LDPC Codes



Decoder Architectures

- Parallelization is good-but comes at a steep cost for LDPC decoders
- Fully Parallel Architecture:
 - All the check updates in one clock cycle and all the bit updates in one more clock cycle
 - Huge Hardware resources and routing congestion
- Serial Architecture:
 - Check updates and bit updates in a serial fashion
 - Huge memory requirement. Memory in critical path
 - Very low throughput



Semi-parallel Architectures

- Check updates and bit updates using several units.
- Partitioned memory by imposing structure on H matrix.
- Practical solution for most of the applications.
- There are several semi-parallel architectures proposed.
- Complexity differs based on architecture and scheduling.



Layered Decoder Architecture


Optimized Layered Decoding with algorithm transformations for reduced memory and computations

```
R_{l,n}^{(0)} = 0, P_n = L_n^{(0)} \qquad \qquad [ \text{Initialization for each new received data frame } ] \forall i = 1,2,\ldots,it_{max} \qquad \qquad [ \text{Iteration loop} ] \forall n = 1,2,\ldots,k \qquad \qquad [ \text{Block column loop} ] R_{l,n}^{(i)} = f\left(\left[Q_{l,n'}^{(i)}\right]^{S(l,n')}\right), \forall n' = 1,2,\ldots,d_{c_l} - 1 (R_{\text{new}} = f(Q_{\text{new}}) = \text{R_Select}(\text{FS, Qsign})) [P_n]^{S(l,n)} = \left[Q_{l,n}^{(i)}\right]^{S(l,n)} + R_{l,n}^{(i)}, \quad (P = Q_{\text{old}} + R_{\text{new}}) P_{\text{new}} \text{ is then computed by applying delta shift on } P \left[Q_{l,n}^{(i)}\right]^{S(l,n)} = [P_n]^{S(l,n)} - R_{l,n}^{(i-1)}, (Q_{\text{new}} = P_{\text{new}} - R_{\text{old}})
```

- Q and R messages are computed for each $p \times p$ block of H where p is the parallelization
- $f(\cdot)$ is the check node processing unit
- S(l, n') is the upward (right) shift for block row (layer) l and block column n'
- d_{c_l} is the degree of layer l



Block Serial Layered Decoder Architecture with On-the-Fly Computation




See [8, P1-P6] and references therein for more details on features and implementation.

- Proposed for irregular H matrices
- Goal: minimize memory and re-computations by employing just in-time scheduling
- Advantages compared to other architectures:
 - 1) Q memory (or L/P/Q memory) can be used to store L/Q/P instead of 3 separate memories- memory is managed at circulant level as at any time for a given circulant we need only L or Q or P.
 - 2) Only one shifter.
 - 3) Value-reuse is effectively used for both Rnew and Rold
 - 4) Low complexity data path design-with no redundant data path operations.
 - 5) Low complexity CNU design.
 - 6) Out-of-order processing at both layer and circulant level for all the processing steps such as Rnew and PS processing to eliminate the pipeline and memory access stall cycles.



Data Flow Diagram



R Selection for R NEW operates out of order to feed the data for PS processing of the next layer.



Illustration for out-of-order processing

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
0	1	2			3	4		5	6		7	8					9	10						
1			11 ¹		12 ⁶			13 ⁷	14 ⁸			15 ⁹	16 ²		17 ³	18 ⁴		19 ¹⁰	20 ⁵					
2			21	22		23		24		25		26		27	28				29	30				
3			31	32		33	34		35		36				37	38				39	40			
4	41		42			43	44			45		46		47			48				49	50		
5			51		52	53			54		55		56		57	58						59	60	
6	61	62		63		64			65			66		67	68			·				·	69	70
7		71	72				73		74	75		76	77		78		79							80

- Rate 2/3 code. 8 Layers, 24 block columns. dv, column weight varies from 2 to 6. dc, row weight is 10 for all the layers.
- Non-zero circulants are numbered from 1 to 80. No layer re-ordering in processing. Out-of-order processing for Rnew. Out-of-order processing for Partial state processing.
- Illustration for 2nd iteration with focus on PS processing of 2nd layer.
- Rold processing is based on the circulant order 11 16 17 18 20 12 13 14 15 19 and is indicated in green.
- Rnew is based on the circulant order 72 77 78 58 29 3 5 6 8 10 and is indicated in blue.
- Q memory, HD memory access addresses are based on the block column index to which the green circulants are connected to.
- Q sign memory access address is based on green circulant number.
- Superscript indicates the clock cycle number counted from 1 at the beginning of layer 2 processing.



Out-of-order layer processing for R Selection

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
0	1	2			3	4		5	6		7	8					9	10						
1			11 ¹		12 ⁶			13 ⁷	14 ⁸			15°	16 ²		17 ³	18 ⁴		19 ¹⁰	20 ⁵					
2			21	22		23		24		25		26		27	28				29	30				
3			31	32		33	34		35		36				37	38				39	40			
4	41		42			43	44			45		46		47			48				49	50		
5			51		52	53			54		55		56		57	58						59	60	
6	61	62		63		64			65			66		67	68								69	70
7		71	72				73		74	75		76	77		78		79							80

- Normal practice is to compute Rnew messages for each layer after CNU PS processing.
- Here the execution of R new messages of each layer is decoupled from the execution of corresponding layer's CNU PS processing. Rather than simply generating Rnew messages per layer, they are computed on basis of circulant dependencies.
- R selection is out-of-order so that it can feed the data required for the PS processing of the second layer. For
 instance Rnew messages for circulant 29 which belong to layer 3 are not generated immediately after layer 3 CNU
 PS processing.
- Rather, Rnew for circulant 29 is computed when PS processing of circulant 20 is done as circulant 29 is a dependent circulant of circulant of 20.
- Similarly, Rnew for circulant 72 is computed when PS processing of circulant 11 is done as circulant 72 is a
 dependent circulant of circulant of 11.
- Here the instruction/computation is computed at precise moment when the result is needed!!!



Out-of-order block processing for Partial State

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
0	1	2			3	4		5	6		7	8					9	10						
1			11 ¹		12 ⁶			13 ⁷	14 ⁸			15°	16 ²		17 ³	18 ⁴		19 ¹⁰	20 ⁵					
2			21	22		23		24		25		26		27	28				29	30				
3			31	32		33	34		35		36				37	38				39	40			
4	41		42			43	44			45		46		47			48				49	50		
5			51		52	53			54		55		56		57	58						59	60	
6	61	62		63		64			65			66		67	68				·				69	70
7		71	72				73		74	75		76	77		78		79							80

- Re-ordering of block processing. While processing layer 2, the blocks which depend on layer 1 will be processed last to allow for the pipeline latency.
- In the above example, the pipeline latency can be 5.
- The vector pipeline depth is 5. So no stall cycles are needed while processing the layer 2 due to the pipelining. In other implementations, the stall cycles are introduced which will effectively reduce the throughput by a huge margin.
- The operations in one layer are sequenced such that the block that has dependent data available for the longest time is processed first.



Memory organization

- Q memory width is equal to circulant size * 8 bits and depth is number of block columns.
- HD memory width is equal to circulant size * 1 bits and depth is number of block columns.
- Qsign memory width is equal to circulant size * 1 bits and depth is number of non-zero circulants in H-matrix.
- FS memory width is equal to circulant size * (15 bits (= 4 bits for Min1 + 4 bits for Min2 index + 1 bit + 6 bits for Min1 index).
- FS memory access is expensive and number of accesses can be reduced with scheduling.
- For the case of decoder for regular mother matrices (no 0 blocks and no OOP): FS access is needed one time for Rold for each layer; is needed one time for R new for each layer.
- For the case of decoder for irregular mother matrices: FS access is needed one time for Rold for each layer; is needed one time for R new for each non-zero circulant in each layer.



From Throughput Requirements to Design Specification

- Requirements
 - Bit Error Rate (BER)
 - Latency
 - Throughput (bits per sec)
- BER would dictate number of iterations and degree profile (check node degrees and variable node degrees).
- Latency determined by decoder processing times
- Throughput = Number of bits processed per clock * clock frequency

Suppose: Number of block columns = Nb

Circulant Size = Sc

Average Variable Node Degree = AVND

Throughput = (Nb * Sc) / (Nb * AVND * Iterations) * clock frequency
 Sc is usually set to less than 128 for smaller router.

References

- 1. Y. Cai, E. F. Haratsch, et al., "Threshold Voltage Distribution in MLC NAND Flash Memory: Characterization, Analysis, and Modeling," Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, 2013.
- R. Tanner, "A recursive approach to low-complexity codes," IEEE Trans. on info. Theory, 27.5, pp. 533-547, 1981.
- R. G. Gallager, "Low density parity check codes," IRE Trans. Info. Theory, IT-8:21-28, Jan 1962.
- R. G. Gallager, Low-Density Parity-Check Codes. Cambridge, MA: MIT Press, 1963. 4.
- 5. W. Ryan and S. Lin, Channel codes: classical and modern, Cambridge University Press, 2009.
- Levine, et. al., "Implementation of near Shannon limit error-correcting codes using reconfigurable hardware," IEEE Field-Programmable Custom Computing Machine, 2000.
- E. Yeo, "VLSI architectures for iterative decoders in magnetic recording channels," *IEEE Trans. Magnetics*, vol. 37, no.2, pp. 748-55, March 2001.
- 8. K. K. Gunnam, "LDPC Decoding: VLSI Architectures and Implementations," Flash Memory Summit, 2013.



References

Several features presented in this tutorial are covered by the following patents by Texas A&M University System (TAMUS):

- [P1] U.S. Patent 8359522, Low density parity check decoder for regular LDPC codes.
- [P2] U.S. Patent 8418023, Low density parity check decoder for irregular LDPC codes.
- [P3] U.S. Patent 8555140, Low density parity check decoder for irregular LDPC codes.
- [P4] U.S. Patent 8656250, Low density parity check decoder for regular LDPC codes.
- [P5] U.S. Patent 9112530, Low density parity check decoder.
- [P6] U.S. Patent 20150311917, Low density parity check decoder.