AMD UltraScale+ FPGAs Product Selection Guide



AMD Spartan™ UltraScale+ FPGAs – Resources & Packaging

| | | Device Name | SU10P | SU25P | SU35P | SU50P | SU55P | SU65P | SU100P | SU150P | SU200P | | |
|------------------|------------------------|----------------------------------|---------------|---------------|---------------|-----------------|-----------------|-----------------|-----------------|---------------------------|---------------------------|--|--|
| | Sys | tem Logic Cells (K) | 11 | 22 | 36 | 52 | 52 | 65 | 100 | 137 | 218 | | |
| Logic | | CLB Flip-Flops (K) | 10 | 20 | 32 | 48 | 48 | 60 | 92 | 126 | 200 | | |
| | | CLB LUTs (K) | 5 | 10 | 16 | 24 | 24 | 30 | 46 | 63 | 100 | | |
| | Max. Dis | stributed RAM (Mb) | 0.07 | 0.14 | 0.23 | 0.41 | 0.41 | 0.51 | 0.79 | 1.25 | 1.99 | | |
| | Tot | tal Block RAM (Mb) | 1.7 | 1.7 | 1.7 | 2.5 | 2.5 | 3.8 | 5.1 | 5.9 | 6.8 | | |
| Memory | | 36K Block RAM | 48 | 48 | 48 | 72 | 72 | 108 | 144 | 168 | 192 | | |
| Memory | T | otal UltraRAM (Mb) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 4.5 | 18.0 | | |
| | | 288K UltraRAM | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 16 | 64 | | |
| | Integrated | Memory Controller | 0 | 0 | 0 | 0 | 2 | 2 | 2 | 2 | 2 | | |
| Clocking | Clock | Mgmt Tiles (CMTs) | 24 | 2 | 2 | 2 | 4 | 5 | 5 | 6 | 6 | | |
| Intograted | | DSP Slices | | 36 | 48 | 96 | 96 | 144 | 144 | 384 | 384 | | |
| Integrated IP | PCIE4CE Blocks | | 0 | 0 | 0 | 0 | 0 | 1x Gen4x4 | 1x Gen4x4 | 1x Gen4x8 or 2x Gen4x4 | 1x Gen4x8 or 2x Gen4x4 | | |
| | Max. Single-Ended HDIO | | 252 | 252 | 252 | 336 | 168 | 294 | 294 | 336 | 336 | | |
| I/O | Max. Single-Ended HPIO | | 52 | 52 | 52 | 52 | 52 | 52 | 52 | 104 | 104 | | |
| 1/0 | Max. S | ingle-Ended XP5IO | 0 | 0 | 0 | 0 | 132 | 132 | 132 | 132 | 132 | | |
| | GTH Transo | ceivers (16.3 Gb/s) ¹ | 0 | 0 | 0 | 0 | 0 | 4 | 4 | 8 | 8 | | |
| Security | Platform Man | agement Controller | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | | |
| Speed Grades | Extended | | -1, -2 | | | | | | | | | | |
| Speed Grades | | Industrial | | | | | -1, -2, -1L | | | | | | |
| Package | Dimensions (mm) | Ball Pitch (mm) | | | HDI | O, HPIO, XP5IO, | GTH | | | | | | |
| CMVA361 | 10x10 | 0.5 | 168, 52, 0, 0 | 168, 52, 0, 0 | 168, 52, 0, 0 | | | | | | | | |
| CMVA529 | 12x12 | 0.5 | 252, 52, 0, 0 | 252, 52, 0, 0 | 252, 52, 0, 0 | 280, 52, 0, 0 | | | | | | | |
| CMVB529 | 12x12 | 0.5 | | | | | 100, 52, 132, 0 | 100, 52, 132, 4 | 100, 52, 132, 4 | | | | |
| SBVC529 | 19x19 | 0.8 | | | | | 120, 52, 132, 0 | 120, 52, 132, 0 | 120, 52, 132, 0 | | | | |
| SBVB625 | 21x21 | 0.8 | 252, 52, 0, 0 | 252, 52, 0, 0 | 252, 52, 0, 0 | 336, 52, 0, 0 | | | | | | | |

168, 52, 132, 0

224, 52, 132, 4

120, 52, 132, 4

294, 52, 132, 4

294, 52, 132, 4

SBVF784

SBVG784

SBVA1024

FSVG1156

23x23

23x23

27x27

35x35

8.0

8.0

8.0

1.0

Important: Verify all data in this document with the device data sheets

224, 52, 132, 4

120, 52, 132, 4 | 120, 104, 132, 8 | 120, 104, 132, 8

294, 52, 132, 4 | 294, 104, 132, 8 | 294, 104, 132, 8

224, 52, 132, 4

336, 104, 132, 8 336, 104, 132, 8

224, 52, 132, 4

^{1.} GTH data rates are package dependent:

⁻ Maximum 12.5 Gb/s in CMVB529

Maximum 16.3 Gb/s in SBVF784, SBVG784, SBVA1024, and FSVG1156

AMD Artix™ UltraScale+™ FPGAs – Resources & Packaging

| Device Name | | AU7P | AU10P | AU15P | AU20P | AU25P | | | | | |
|------------------------|----------------|----------------------------|----------------|--------------------------|--------------------------|-----------|-----------|--|--|--|--|
| System Logic Cells (K) | | 82 | 96 | 170 | 238 | 308 | | | | | |
| | | Flip-Flops (K) | | 88 | 156 | 218 | 282 | | | | |
| | | CLB LUTs (K) | | 44 | 78 | 109 | 141 | | | | |
| | | st. RAM (Mb) | | 1.0 | 2.5 | 3.2 | 4.7 | | | | |
| | | ck RAM (Mb) | | 3.5 | 5.1 | 7.0 | 10.5 | | | | |
| | | RAM Blocks | | 100 | 144 | 200 | 300 | | | | |
| | | ItraRAM (Mb) | | _ | _ | _ | _ | | | | |
| Clock | Management | | | 3 | 3 | 3 | 4 | | | | |
| | | DSP Slices | | 400 | 576 | 900 | 1,200 | | | | |
| | | PCI Express® | 1x Gen3x4 | 1x Gen4x4 ⁽¹⁾ | 1x Gen4x4 ⁽¹⁾ | 1x Gen3x8 | 1x Gen3x8 | | | | |
| | | stem Monitor | 1 | 1 | 1 | 1 | 1 | | | | |
| | Max. Single-Er | | | 72 | 72 | 72 | 96 | | | | |
| | Max. Single-Er | | 104 | 156 | 156 | 156 | 208 | | | | |
| | | ransceivers ⁽²⁾ | 4 | 12 | 12 | _ | _ | | | | |
| | GTY T | ransceivers ⁽²⁾ | _ | _ | _ | 12 | 12 | | | | |
| | | Extended | -1 -2 | | | | | | | | |
| | | Industrial | | | -1 -2 -1L | | | | | | |
| Package | Dim. (mm) | Ball Pitch (mm) | | | HDIO, HPIO, GTH, GTY | | | | | | |
| FCVA289 | 9x9 | 0.5 | 72, 58, 4, 0 | | | | | | | | |
| UBVA368 | 11.5x9.5 | 0.5 | | 24, 104, 8, 0 | 24, 104, 8, 0 | | | | | | |
| SBVB484 | 19x19 | 0.8 | | 48, 156, 12, 0 | 48, 156, 12, 0 | | | | | | |
| SBVC484 | 19x19 | 0.8 | 144, 104, 4, 0 | | | | | | | | |

72, 156, 12, 0

72, 156, 12, 0

0.8

1.0

23x23

27x27

Important: Verify all data in this document with the device data sheets.

96, 208, 0, 12

72, 208, 0, 12

SFVB784

FFVB676

72, 156, 0, 12

72, 156, 0, 12

^{1.} PCIe Gen4 is available in AU10P and AU15P in the FFVB676 package. AU10P and AU15P in other packages support Gen3x8.

^{2.} GTH and GTY data rates are package dependent:

⁻ Maximum 12.5 Gb/s in FCVA289, UBVA368, SBVB484, SBVC484, SFVB784

⁻ Maximum 16.3 Gb/s in FFVB676.

AMD Kintex™ UltraScale+™ FPGAs – Resources

Important: Verify all data in this document with the device data sheets

| | Device Name | KU3P | KU5P | KU9P | KU11P | KU13P | KU15P | KU19P |
|------------|-----------------------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| | System Logic Cells (K) | 356 | 475 | 600 | 653 | 747 | 1,143 | 1,843 |
| Logic | CLB Flip-Flops (K) | 325 | 434 | 548 | 597 | 683 | 1,045 | 1,685 |
| | CLB LUTs (K) | 163 | 217 | 274 | 299 | 341 | 523 | 842 |
| | Max. Distributed RAM (Mb) | 4.7 | 6.1 | 8.8 | 9.1 | 11.3 | 9.8 | 11.6 |
| Memory | Total Block RAM (Mb) | 12.7 | 16.9 | 32.1 | 21.1 | 26.2 | 34.6 | 60.8 |
| | UltraRAM (Mb) | 13.5 | 18.0 | 0 | 22.5 | 31.5 | 36.0 | 81.0 |
| Clocking | Clock Mgmt Tiles (CMTs) | 4 | 4 | 4 | 8 | 4 | 11 | 9 |
| | DSP Slices | 1,368 | 1,824 | 2,520 | 2,928 | 3,528 | 1,968 | 1,080 |
| Integrated | PCIE4 (PCIe® Gen3 x16) | 1 | 1 | 0 | 4 | 0 | 5 | 0 |
| ĺΡ | PCIE4C (PCIe® Gen3 x16 / Gen4 x8) | 0 | 0 | 0 | 0 | 0 | 0 | 3 |
| | 150G Interlaken | 0 | 0 | 0 | 1 | 0 | 4 | 0 |
| | 100G Ethernet w/ KR4 RS-FEC | 0 | 1 | 0 | 2 | 0 | 4 | 1 |
| | Max. Single-Ended HD I/Os | 96 | 96 | 96 | 96 | 96 | 96 | 72 |
| I/O | Max. Single-Ended HP I/Os | 208 | 208 | 208 | 416 | 208 | 572 | 468 |
| 1/0 | GTH 16.3 Gb/s Transceivers | 0 | 0 | 28 | 32 | 28 | 44 | 0 |
| | GTY 32.75 Gb/s Transceivers | 16 | 16 | 0 | 20 | 0 | 32 | 32 |
| Speed | Extended ⁽¹⁾ | -1 -2 -2L -3 |
| Grades | Industrial | -1 -1L -2 |

^{1. -2}LE (Tj = 0°C to 110°C). For more details, see the Ordering Information section in DS890, UltraScale Architecture and Product Overview.

AMD Kintex™ UltraScale+™ FPGAs – Packaging

Important: Verify all data in this document with the device data sheets

| | Device Name | KU3P | KU5P | KU9P | KU11P | KU13P | KU15P | KU19P |
|-----------------------------|----------------------|----------------|----------------|----------------|--------------------------|----------------|-----------------|----------------|
| Footprint ^(1, 2) | Dimensions (mm) | 1 | | HD I/O, HF | P I/O, GTH 16.3 Gb/s, GT | ΓY 32.75 Gb/s | | |
| B784 ⁽³⁾ | 23x23 ⁽⁴⁾ | 96, 208, 0, 16 | 96, 208, 0, 16 | | | | | |
| A676 ⁽³⁾ | 27x27 | 48, 208, 0, 16 | 48, 208, 0, 16 | | | | | |
| B676 | 27x27 | 72, 208, 0, 16 | 72, 208, 0, 16 | | | | | |
| D900 ⁽³⁾ | 31x31 | 96, 208, 0, 16 | 96, 208, 0, 16 | | 96, 312, 16, 0 | | | |
| E900 | 31x31 | 1 | | 96, 208, 28, 0 | | 96, 208, 28, 0 | | |
| A1156 ⁽³⁾ | 35x35 | 1 | ' | | 48, 416, 20, 8 | | 48, 468, 20, 8 | |
| E1517 | 40x40 | 1 | | | 96, 416, 32, 20 | | 96, 416, 32, 24 | |
| A1760 | 42.5x42.5 | 1 | ' | | ! | | 96, 416, 44, 32 | |
| E1760 | 42.5x42.5 | 1 | | | | | 96, 572, 32, 24 | |
| J1760 | 42.5x42.5 | 1 | ' | | | | | 72, 468, 0, 32 |
| B2104 | 47.5x47.5 | 1 | | | | | | 72, 468, 0, 32 |

- 1. Maximum achievable performance is device and package dependent; consult the associated data sheet for details.
- 2. For full part number details, see the Ordering Information section in DS890, UltraScale Architecture and Product Overview.
- 3. GTY transceiver line rates are package limited: B784 to 12.5 Gb/s; A676, D900, and A1156 to 16.3 Gb/s. Refer to data sheet for details.
- 4. The B784 package is only offered in 0.8 mm ball pitch. All other packages are 1.0 mm ball pitch.

AMD Virtex™ UltraScale+™ FPGAs – Resources

Important: Verify all data in this document with the device data sheets.

| | | | 58G PAM4 | | | | | | | |
|--------------------------------------|--------------|--------------|--------------|--------------|--------------|--------------|-------|--------------|--------------|--------------|
| Device Name | VU3P | VU5P | VU7P | VU9P | VU11P | VU13P | VU19P | VU23P | VU27P | VU29P |
| System Logic Cells (K) | 862 | 1,314 | 1,724 | 2,586 | 2,835 | 3,780 | 8,938 | 2,252 | 2,835 | 3,780 |
| CLB Flip-Flops (K) | 788 | 1,201 | 1,576 | 2,364 | 2,592 | 3,456 | 8,172 | 2,059 | 2,592 | 3,456 |
| CLB LUTs (K) | 394 | 601 | 788 | 1,182 | 1,296 | 1,728 | 4,086 | 1,030 | 1,296 | 1,728 |
| Max. Dist. RAM (Mb) | 12.0 | 18.3 | 24.1 | 36.1 | 36.2 | 48.3 | 58.4 | 14.2 | 36.2 | 48.3 |
| Total Block RAM (Mb) | 25.3 | 36.0 | 50.6 | 75.9 | 70.9 | 94.5 | 75.9 | 74.3 | 70.9 | 94.5 |
| UltraRAM (Mb) | 90.0 | 132.2 | 180.0 | 270.0 | 270.0 | 360.0 | 90.0 | 99.0 | 270.0 | 360.0 |
| DSP Slices | 2,280 | 3,474 | 4,560 | 6,840 | 9,216 | 12,288 | 3,840 | 1,320 | 9,216 | 12,288 |
| Peak INT8 DSP (TOP/s) | 7.1 | 10.8 | 14.2 | 21.3 | 28.7 | 38.3 | 10.4 | 4.1 | 28.7 | 38.3 |
| PCIe® Gen3 x16 | 2 | 4 | 4 | 6 | 3 | 4 | 0 | 0 | 1 | 1 |
| PCIe Gen3 x16/Gen4 x8 ⁽¹⁾ | _ | - | 1 | 1 | _ | 1 | 8 | 4 | - | _ |
| 150G Interlaken | 3 | 4 | 6 | 9 | 6 | 8 | 0 | 0 | 8 | 8 |
| 100G Ethernet w/ KR4 RS-FEC | 3 | 4 | 6 | 9 | 9 | 12 | 0 | 2 | 15 | 15 |
| Max. Single-Ended HP I/Os | 520 | 832 | 832 | 832 | 624 | 832 | 1,976 | 572 | 676 | 676 |
| Max. Single-Ended HD I/Os | 0 | 0 | 0 | 0 | 0 | 0 | 96 | 72 | 0 | 0 |
| GTY 32.75 Gb/s Transceivers | 40 | 80 | 80 | 120 | 96 | 128 | 80 | 34 | 32 | 32 |
| GTM 58 Gb/s PAM4 Transceivers | _ | _ | 1 | 1 | _ | | | 4 | 48 | 48 |
| 100G / 50G KP4 FEC | - | _ | _ | | _ | ı | I | 2/4 | 24 / 48 | 24 / 48 |
| Extended ⁽²⁾ | -1 -2 -2L -3 | -1 -2 | -1 -2 -2L -3 | -1 -2 -2L -3 | -1 -2 -2L -3 |
| Industrial | -1 -2 | -1 -2 | -1 -2 | -1 -2 | -1 -2 | -1 -2 | _ | -1, -2 | -1 -2 | -1 -2 |

^{1.} This block operates in compatibility mode for 16.0 GT/s (Gen4) operation. See PG213, UltraScale+ Devices Integrated Block for PCI Express v1.2 Product Guide.

^{2. -2}LE (Tj = 0°C to 110°C). See Ordering Information in DS890, *UltraScale Architecture and Product Overview*.

AMD Virtex™ UltraScale+™ FPGAs – Packaging

Important: Verify all data in this document with the device data sheets.

| | 7 | | | | 58G PAM4 | | | | | | | |
|------------------------------|--------------------------|---------|---------------------------------------|-----------|----------|---------|----------|---------------------------------------|-------------------------------|---------------------------------------|-------------|--|
| | Device | VU3P | VU5P | VU7P | VU9P | VU11P | VU13P | VU19P | VU23P | VU27P | VU29P | |
| Footprint ^(1,2,3) | Dim. (mm) | | | HPIC | O, GTY | | | HPIO, HDIO, GTY | | HPIO, HDIO, GTY, GTM | | |
| A1365 ⁽²⁾ | 35x35 | | | | | | | | 364, 0, 34 ⁽⁶⁾ , 4 | | | |
| C1517 | 40x40 | 520, 40 | <u> </u> | | | | | | | <u> </u> | | |
| _Ծ J1760 | 42.5x42.5 | | <u>'</u> | | | | | <u> </u> | 572, 72, 34, 4 | | | |
| F1924 ⁽⁴⁾ | 45x45 | | <u>'</u> | | | 624, 64 | | ' | | <u> </u> | 1 | |
| .한 돈 A2104 | 47.5x47.5 | 1 | 832, 52 | 832, 52 | 832, 52 | | | <u> </u> | | | | |
| AZ 104 | 52.5x52.5 ⁽⁵⁾ | 1 | <u> </u> | | | | 832, 52 | · · · · · · · · · · · · · · · · · · · | | · · · · · · · · · · · · · · · · · · · | [| |
| ള B2104 - | 47.5x47.5 | 1 | 702, 76 | 702, 76 | 702, 76 | 572, 76 | | · · | | · [| | |
| Sa | 52.5x52.5 ⁽⁵⁾ | 1 | | | | | 702, 76 | | | | | |
| C2104 | 47.5x47.5 | | 416, 80 | 416, 80 | 416, 104 | 416, 96 | | | | | | |
| S C2104 F | 52.5x52.5 ⁽⁵⁾ | | ' | | | | 416, 104 | | | | | |
| D2104 | 47.5x47.5 | 1 | · [| | 676, 76 | 572, 76 | | · · | | · · · · · · · · · · · · · · · · · · · | | |
| D2104 | 52.5x52.5 ⁽⁵⁾ | | ' | | | | 676, 76 | | | 676, 16, 30 | 676, 16, 30 | |
| M2104 | 47.5x47.5 | 1 | · [| | | | | · · · · · · · · · · · · · · · · · · · | | · [| | |
| A2577 | 52.5x52.5 | | · · · · · · · · · · · · · · · · · · · | ſ <u></u> | 448, 120 | 448, 96 | 448, 128 | · · · · · · · · · · · · · · · · · · · | | 448, 32, 48 | 448, 32, 48 | |
| A3824 | 65x65 | 1 | · [| | | | | 1976, 96,48 | | · · · · · · · · · · · · · · · · · · · | | |
| B3824 | 65x65 | 1 | | | | | | 1664, 96, 80 | | | | |

^{1.} For full part number details, see DS890, *UltraScale Architecture and Product Overview*.

6. GTYs in guads 224-230 and 232 are limited to 16 Gb/s.

^{2.} All packages are 1.0 mm ball pitch, with the exception of A1365, which is 0.92 mm.

^{3.} Consult UG583, UltraScale Architecture PCB Design User Guide for specific migration details.

^{4.} The GTY transceiver line rate in the F1924 footprint is package limited to 16.3 Gb/s. Refer to data sheet for details.

^{5.} These 52.5x52.5 mm packages have the same PCB ball footprint as the 47.5x47.5 mm packages and are footprint compatible.

AMD Virtex™ UltraScale+™ HBM FPGAs – Resources &

| | | HBM (4GB) | | HBM (8GB) | | HBM (16GB) | | | |
|-----------------------|--------------------------------|--------------|--------------|--------------|--------------|--------------|--------------|----------------|--|
| Device Name | | VU31P | VU33P | VU35P | VU37P | VU45P | VU47P | VU57P | |
| Syst | em Logic Cells (K) | 962 | 962 | 1,907 | 2,852 | 1,907 | 2,852 | 2,852 | |
| | CLB Flip-Flops (K) | 879 | 879 | 1,743 | 2,607 | 1,743 | 2,607 | 2,607 | |
| | CLB LUTs (K) | 440 | 440 | 872 | 1,304 | 872 | 1,304 | 1,304 | |
| Ma | ax. Dist. RAM (Mb) | 12.5 | 12.5 | 24.6 | 36.7 | 24.6 | 36.7 | 36.7 | |
| Tota | al Block RAM (Mb) | 23.6 | 23.6 | 47.3 | 70.9 | 47.3 | 70.9 | 70.9 | |
| | UltraRAM (Mb) | 90.0 | 90.0 | 180.0 | 270.0 | 180.0 | 270.0 | 270.0 | |
| | HBM DRAM (GB) | 4 | 8 | 8 | 8 | 16 | 16 | 16 | |
| H | IBM AXI Interfaces | 16 | 32 | 32 | 32 | 32 | 32 | 32 | |
| Clock N | Mgmt Tiles (CMTs) | 4 | 4 | 8 | 12 | 8 | 12 | 12 | |
| | DSP Slices | 2,880 | 2,880 | 5,952 | 9,024 | 5,952 | 9,024 | 9,024 | |
| Peak l | INT8 DSP (TOP/s) | 8.9 | 8.9 | 18.6 | 28.1 | 18.6 | 28.1 | 28.1 | |
| | PCle® Gen3 x16 | 0 | 0 | 1 | 2 | 1 | 2 | 0 | |
| PCIe Ge | en3 x16/Gen4 x8 ⁽¹⁾ | 4 | 4 | 4 | 4 | 4 | 4 | 4 | |
| | 150G Interlaken | | 0 | 2 | 4 | 2 | 4 | 4 | |
| | et w/ KR4 RS-FEC | | 2 | 5 | 8 | 5 | 8 | 10 | |
| | ngle-Ended HPIOs | | 208 | 416 | 624 | 416 | 624 | 624 | |
| | Gb/s Transceivers | | 32 | 64 | 96 | 64 | 96 | 32 | |
| GTM 58 Gb/s P | AM4 Transceivers | _ | _ | _ | _ | _ | _ | 32 | |
| 100 | OG / 50G KP4 FEC | _ | - | _ | _ | _ | _ | 16/32 | |
| | Extended ⁽²⁾ | -1 -2 -2L -3 | |
| | Industrial | _ | _ | _ | _ | _ | _ | _ | |
| Footprint(3, 4, 5, 6) | Dim. (mm) | | | HPIO, | , GTY | | | HPIO, GTY, GTM | |
| H1924 | 45x45 | 208, 32 | | | | | | | |
| H2104 | 47.5x47.5 | | 208, 32 | 416, 64 | | 416, 64 | | | |
| H2892 | 55x55 | | | 416, 64 | 624, 96 | 416, 64 | 624, 96 | | |
| K2892 | 55x55 | | | | | | | 624, 32, 32 | |

^{1.} This block operates in compatibility mode for 16.0GT/s (Gen4) operation. See PG213, UltraScale+ Devices Integrated Block for PCI Express v1.2 Product Guide.

Important: Verify all data in this document with the device data sheets.

^{2. -2}LE (Tj = 0°C to 110°C). See Ordering Information in DS890, UltraScale Architecture and Product Overview.


^{3.} For full part number details, see DS890, UltraScale Architecture and Product Overview.

^{4.} All packages are 1.0 mm ball pitch.


^{5.} Consult UG583, *UltraScale Architecture PCB Design User Guide* for specific migration details.

^{6.} Footprint compatible with 20nm UltraScale Devices with same footprint identifier.

UltraScale Architecture Migration Table



AMD UltraScale+™ Device Ordering Information



Notes:

- 1. In the AU7P device, the FCVA289 package is a chipscale package with 0.5 mm ball pitch and molded lid.
- 2. For more details on 110°C operation, see the Ordering Information section in DS890, UltraScale Architecture and Product Overview

Disclaimer and Attribution

DISCLAIMER

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

©2015–2024 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Artix, Kintex, Spartan, Virtex, UltraScale, UltraScale+, and combinations thereof are trademarks of Advanced Micro Devices, Inc. DisplayPort[™] and the DisplayPort[™] logo are trademarks owned by the Video Electronics Standards Association (VESA®) in the United States and other countries. PCle® is a registered trademark of PCI-SIG Corporation. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.



AMDI