## CSEE 3827: Fundamentals of Computer Systems, Spring 2022

Lecture 10


Prof. Dan Rubenstein (danr@cs.columbia.edu)

#### Agenda (M&K 7.1-7.4)

Memory

#### Storage hierarchy

amount of data




amount of data

## Using Memory


#### General Memory interface

- k-bit addresses (2<sup>k</sup> addresses), n-bit data
- Read from memory:
  - Specify a (k-bit) address, A
  - Data-out outputs the n-bit contents in memory at address, A
- Write to memory:
  - Specify a (k-bit) address, A
  - Through Data-In, supply n-bit data to write at address A
  - set Write-Enable to 1
- Careful, if wanting to read and Write-Enable set to 1, will also be writing.




#### MIPS-specific


- k=32: 32-bit addresses (2<sup>32</sup> bytesize addressable slots)
- n=32: we access memory 32-bits at a time
- 32-bit address always multiple of 4
   (2 least significant bits always "00")



#### MIPS-specific read example




#### MIPS-specific read example



### Building Memory

#### Recall: SR Latch




S	R	Q	Q
0	0	Q	Q
0	1	0	1
1	0	1	0
1	1	0	0

Hold value Reset Set

## Single (I-bit) Memory Cell

#### Memory "Cell"


- memory storage of a single bit
- built from SR-latch and some enablers (AND gates)



Note: Setting E=0 does not erase value in latch, just "zeros" the value being output


#### Memory "Cell"

- memory storage of a single bit
- built from SR-latch and some enablers (AND gates)




#### Disable a Cell

- Set E=0, S=X,R=X
- Output not 0'd, cell (1-bit) storage unchanged




#### Read from a Cell

- Set E=1, S=R=0
- Output not 0'd, cell (1-bit) storage unchanged




#### Write to a Cell


- To write a data bit D into the cell
  - Enable the cell (E=1)
  - Set S=D, R=D




- E=0, ignore all inputs (outputs both 0)
- E=1
  - W=0: output bit stored in cell
  - W=1, write D into cell (also the output of the cell)




- E=0, ignore all inputs (outputs both 0)
- E=1
  - W=0: output bit stored in cell
  - W=1, write D into cell (also the output of the cell)




- E=0, ignore all inputs (outputs both 0)
- E=1
  - W=0: output bit stored in cell
  - W=1, write D into cell (also the output of the cell)



- E=0, ignore all inputs (outputs both 0)
- E=1
  - W=0: output bit stored in cell
  - W=1, write D into cell (also the output of the cell)



- E=0, ignore all inputs (outputs both 0)
- E=1
  - W=0: output bit stored in cell
  - W=1, write D into cell (also the output of the cell)




# Memory Word (MIPS: 32 bits)


- memory storage of a single bit
- built from SR-latch and some enablers (AND gates)




32 latches w/ Enable




Attach Write Logic to each




Attach to same enable signal (Enable all 32 or none)




Attach to same write signal (write to all 32 (when enabled) or none)




Attach 32-bit Data-In signal, D, bit-by-bit to corresponding latches




Attach 32-bit Data-Out signal, R, bit-by-bit to corresponding latches




• E=0: don't write to this word of memory, output all 0's




• E=1, W=0: read from this word of memory, but don't write




• E=1, W=1: write input at D into memory (read as well)






[30 bits describing address] 00




- Each address is really described by 30 bits (since the 2 lowest-order bits of the 32-bit address are 00)
- Data Input to memory, D, fed into every word address

[30 bits describing address] 00




- Each address is really described by 30 bits (since the 2 lowest-order bits of the 32-bit address are 00)
- Data Input to memory, D, fed into word at each address
- Write Enable, W, fed into word at each addresss




- Each address is really described by 30 bits (since the 2 lowest-order bits of the 32-bit address are 00)
- Data Input to memory, D, fed into word at each address
- Write Enable, W, fed into word at each addresss
- Decoder used to enable only 1 word

# 2<sup>32</sup> bytes = 2<sup>30</sup> words of Addressable Memory




# 2<sup>32</sup> bytes = 2<sup>30</sup> words of Addressable Memory



- Each address is really described by 30 bits (since the 2 lowest-order bits of the 32-bit address are 00)
- Data Input to memory, D, fed into word at each address
- Write Enable, W, fed into word at each addresss
- Decoder used to enable only 1 word


# RECALL: Merge-with-known-0's

- Suppose have m input signals
- All of them = 0 except maybe one X<sub>i</sub>.
- Circuit to retrieve the value of the one unknown



• If all  $X_i=0$  for  $i\neq j$ , then the OR over all  $X_i$  (including  $X_j$ ) =  $X_j$ 


# 2<sup>32</sup> bytes = 2<sup>30</sup> words of Addressable Memory



# Coincident Selection

#### Recall: Decoder

- No "DATA" inputs, just a k-bit "selector" input
- 2<sup>k</sup> 1-bit outputs
- Selector input (i) chooses which output = 1, all other outputs = 0






Suppose have 2<sup>k</sup> "items" and want to choose 1 (here k=3)




Suppose have 2<sup>k</sup> "items" and want to choose 1 (here k=3)


Assign a number to each "item"





# 1-Dimensional Decoding Summary

- To enable 1 of 2k addresses:
  - 1 Decoder
  - k selector "pins" on decoder
  - 2<sup>k</sup> output "pins"









# 1-D v. 2-D Decoding Comparison Summary

• 1D


• 2D

- To enable 1 of 2<sup>k</sup> addresses:
  - 1 Decoder
  - k selector "pins" on decoder
  - 2<sup>k</sup> output "pins"
  - e.g., k=10, 1024 output pins


- To enable 1 of 2<sup>k</sup> addresses:
  - 2 Decoders
  - k<sub>1</sub> and k<sub>2</sub> selector "pins" on decoder with k<sub>1</sub>+k<sub>2</sub>=k
  - $2^{k_1} + 2^{k_2}$  output "pins"
  - e.g., k<sub>1</sub>=5,k<sub>2</sub>=5, 64 output
     pins

2D has Significantly Less Decoder Logic


# Modifying memory for coincident selection...




Arrange memory words into 2-dimensional grid




Row decoder enables 1 row of addresses for use




Column decoder will select a column, but how?




For write: AND decoder output with W input



For read, take output of each column (only 1 row enabled)...



Choose the column to enable also




# Using Multiple Memory Chips to Scale Memory


# Two ways to Scale Memory

- Given memory chips with 2<sup>n</sup> addresses and k-bit word size
  - Suppose want more addresses (e.g., 2<sup>n+i</sup>)
  - Suppose want larger word size (e.g., mk for some integer m>1)


- Extend wordsize by storing full word in parallel across multiple chips
- e.g., build 64-bit memory storing 2<sup>n</sup> words from two 32-bit 2<sup>n</sup>-word chips




- Extend wordsize by storing full word in parallel across multiple chips
- e.g., build 64-bit memory storing 2<sup>n</sup> words from two 32-bit 2<sup>n</sup>-word chips




- Extend wordsize by storing full word in parallel across multiple chips
- e.g., build 64-bit memory storing 2<sup>n</sup> words from two 32-bit 2<sup>n</sup>-word chips




- Extend wordsize by storing full word in parallel across multiple chips
- e.g., build 64-bit memory storing 2<sup>n</sup> words from two 32-bit 2<sup>n</sup>-word chips




- Extend wordsize by storing full word in parallel across multiple chips
- e.g., build 64-bit memory storing 2<sup>n</sup> words from two 32-bit 2<sup>n</sup>-word chips




- Extend wordsize by storing full word in parallel across multiple chips
- e.g., build 64-bit memory storing 2<sup>n</sup> words from two 32-bit 2<sup>n</sup>-word chips



• Suppose each chip stores 2<sup>n</sup> 32-bit words (has 2<sup>n</sup> n-bit addresses)




- Suppose each chip stores 2<sup>n</sup> 32-bit words (has 2<sup>n</sup> n-bit addresses)
- 2 of these chips can store  $2^{n+1}$  32-bit worse  $(2^{n+1} (n+1)$ -bit addresses)




- Suppose each chip stores 2<sup>n</sup> 32-bit words (has 2<sup>n</sup> n-bit addresses)
- 2 of these chips can store  $2^{n+1}$  32-bit worse  $(2^{n+1} (n+1)$ -bit addresses)

n+1 bit address An An-1...A<sub>1</sub>A<sub>0</sub>




Jse for addresses where highest order bit of (n+1-bit) address is 1

- Suppose each chip stores 2<sup>n</sup> 32-bit words (has 2<sup>n</sup> n-bit addresses)
- 2 of these chips can store  $2^{n+1}$  32-bit worse  $(2^{n+1} (n+1)$ -bit addresses)




70

- Suppose each chip stores 2<sup>n</sup> 32-bit words (has 2<sup>n</sup> n-bit addresses)
- 2 of these chips can store 2<sup>n+1</sup> 32-bit worse (2<sup>n+1</sup> (n+1)-bit addresses)




- Suppose each chip stores 2<sup>n</sup> 32-bit words (has 2<sup>n</sup> n-bit addresses)
- 2 of these chips can store 2<sup>n+1</sup> 32-bit worse (2<sup>n+1</sup> (n+1)-bit addresses)




#### Multi-chip memories: extend address space

- Suppose each chip stores 2<sup>n</sup> 32-bit words (has 2<sup>n</sup> n-bit addresses)
- 2 of these chips can store 2<sup>n+1</sup> 32-bit worse (2<sup>n+1</sup> (n+1)-bit addresses)




#### Multi-chip memories: extend address space

- Suppose each chip stores 2<sup>n</sup> 32-bit words (has 2<sup>n</sup> n-bit addresses)
- 2 of these chips can store 2<sup>n+1</sup> 32-bit worse (2<sup>n+1</sup> (n+1)-bit addresses)



#### Multi-chip memories: extend address space

- Suppose each chip stores 2<sup>n</sup> 32-bit words (has 2<sup>n</sup> n-bit addresses)
- 2 of these chips can store 2<sup>n+1</sup> 32-bit worse (2<sup>n+1</sup> (n+1)-bit addresses)





# One more example: quadruple address space

 $A_{n+1} A_n A_{n-1} ... A_1 A_0$  (n+2-bit address)













W


Data (to write)




















# Some Timing Issues with Memory


#### Memory Timing: Write example

- Even though memory not "on the clock", timing still an issue:
  - inputs to memory are "on the clock"
  - Real memory takes several clock cycles to access (will deal with this later via cache)
  - must first be properly enabled for reading or writing before data is transferred
    - Write:
      - Appropriate address chosen & Data to write fed in
      - Wait for address & Data to stabilize
      - Activate write
    - Read:
      - Appropriate address chosen
      - Wait for address & corresponding data out to stabilize

#### Memory Timing: Write example

- Suppose:
  - 2 clock cycles to set address
  - 1 clock cycle to prepare data for writing
  - Write needs 1.5 clock cycles to ensure writing complete

- a. Write request (address + data to write) flows to chip
- b. Data to write stabilized
- c. Address stabilized
- d. Memory with new data stabilized
- e. Memory "frozen" (no writing)



#### Memory Timing: Read example

- Suppose:
  - 2 clock cycles to set address
  - 1 clock for data to flow from address to Data Out

- a. Read request (address) flows to chip
- b. Address stable, data from address flowing out
- c. Data Out stable
- d. New instruction, new data (read further at own risk...)

