## Midterm

Mar. 28, 2019

Prof. Rubenstein

CSEE W3827 - Fundamentals of Computer Systems Spring 2019

This midterm contains 6 pages: a question 0 and 3 other questions, and totals 100 points. To get full credit you must answer all questions. NO BOOKS, NOTES OR ELECTRONIC DEVICES PERMITTED! The time allowed is 75 minutes.


Please answer all questions in the blue book, using a separate page for each question. Show all work! We are not just looking for the right answer, but also how you reached the right answer. Right answers without work get no credit!!!


SECTION 1 students: Please put your UNI on your exam copy and submit it at the end. Do not take with you!
YOUR UNI:
SECTION 2 students: You may keep your copy of the exam.
Some advice:
• Be sure to leave some time to work on each problem. The right answer to each problem does not require a very long answer.
• Be sure to start every problem. And take some time to think about how to set the problem up before you start writing.
0. (5 pts) Do the following in the blue book:

- (a) CLEARLY write your
  - - name and UNI
    - lecture section number (1 for 10:10 class, 2 for 11:40 class) on the front cover.
    - P-credit TA and section number (or day/time)
- (b) start each numbered question's solution on a new page. So question 2 should start on a new page, question 3 on a new page, etc.
- (c) label solutions (e.g., 2a, 2b, 2c or 2a, b, c)

- 1. (35 pts) Given two unsigned *n*-bit integers,  $A = A_{n-1}A_{n-2}\cdots A_0$  and  $B = B_{n-1}B_{n-2}\cdots B_0$ , suppose you wish to do the subtraction A-B, returning both the *n*-bit unsigned result  $R = R_{n-1}R_{n-2}\cdots R_0$  and an additional bit V indicating overflow.
  - (a) (7 pts) For humans, it is easy to see whether V = 1, even before doing the subtraction. Give the simplest pseudocode<sup>1</sup> which, given A and B as inputs, computes V. [No boolean algebra or circuits needed.]
  - (b) (7 pts) R can be computed by treating A and B as signed 2's-complement values, and performing subtraction (i.e., let  $-B = \overline{B} + 1$  then apply the unsigned binary add algorithm to inputs A and -B to generate R), and then re-interpreting R as an unsigned value. R will be correct modulo  $2^n$ , but overflow needs to be determined. For the case where n = 3 and A = 6, B = 3, show that when using the process described above to compute R = A B, neither the traditional unsigned or 2's-complement overflow detectors correctly identify overflow for this unsigned subtraction.
  - (c) (7 pts) If  $A_{n-1} = B_{n-1}$ , then overflow occurs when and only when  $R_{n-1} = 1$  (take this as a given). How about when  $A_{n-1} \neq B_{n-1}$ ? Give a boolean expression for overflow (V) when it is given that  $A_{n-1} \neq B_{n-1}$ , and a brief (1 sentence) explanation that explains why this is the right expression. The boolean expression can utilize the following variables:
    - the input or output bits (i.e., any or all bits from A, B, and R),
    - carry bits from the adder that added A and -B, where  $C_i$  is the resulting carry of the *i*th most significant bits.
  - (d) (7 pts) Use the observations from part 1c to build, using a 4-to-1 MUX, the circuit that computes V for any possible values of  $A_{n-1}$  and  $B_{n-1}$ . You may assume that the inputs to the circuit can be any of the following:
    - the input or output bits (i.e., any or all bits from A, B, and R),
    - constants.
    - carry bits from the adder that added A and -B.
    - Basic gates (AND, OR, NOT, XOR).
  - (e) (7 pts) Redo part 1d, but use a 2-1 MUX instead of a 4-1 MUX (the inputs to the circuit can come from the same place as specified in part 1d).

<sup>&</sup>lt;sup>1</sup>You may assume the pseudocode interpreter recognizes that A and B are unsigned integers.






2. (20 pts) Above we have pictured an SR-Latch (on the left) and an  $\bar{S}\bar{R}$ -Latch (on the right). They can both be set, reset, or made to hold the current value. If it helps, remember these are the characteristic tables for these latches:

SR-latch					
R	S	Q	$\bar{Q}$		
0	0	stay same			
0	1	1	0		
1	0	0	1		
1	1	don't use			

$ar{S}ar{R}$ -latch					
$\bar{S}$	$\bar{R}$	Q	$\bar{Q}$		
0	0	don't use			
0	1	1	0		
1	0	0	1		
1	1	stay same			

Below is a circuit that is some weird hybrid of these 2 latches.



Is this hybrid sequential circuit also a latch? Show what effect different inputs (values assigned to X and Y) have on what this circuit outputs. Don't forget to explain why it is or isn't the case that this circuit is a latch. Show all work!

## (Page intentionally left blank)

You may use this for scrap, but it will not be graded.

Question 3 is on the next page.

- 3. (40 pts) This semester is the first time Professor Rubenstein has ever taught 2 sections of the same class, and he's been trying hard to keep them moving at the same pace. To help him maintain consistency, you are to build a sequential circuit that Professor Rubenstein can use to make sure that neither section falls more than 1 topic behind the other. Each lecture, he teaches some standard set of material and then has the option to either cover or skip one additional topic.
  - The circuit runs on a clock, where he teaches one section's lecture within each clock cycle<sup>2</sup>, where the section taught in the current clock cycle differs from the section taught in the previous (and next) clock cycle.
  - At the start of lecture, Professor Rubenstein enters into the circuit a 1-bit input indicating whether he is willing to teach an additional topic near the end of lecture.
  - If he is not willing (input of 0), or the current section is ahead of the other section, the circuit outputs 0, telling him to not teach the additional topic.<sup>3</sup>
  - If he indicates he is willing (input of 1) and the current section is not ahead of the other section, the circuit outputs 1, telling him to teach the additional topic, which he does during the current lecture (current clock cycle).<sup>4</sup>

The table below is an example with the two sections respectively labeled A and B and shows the number of topics by which A leads. The amount A leads by is shown in an alternate form in the next row as the lead of the current active section (same as the previous row's value when the active section is A, the negation when B). Note that each time the output is 1 when A is being taught, A's lead grows by 1, and each time the output is 1 when B is being taught, A's lead shrinks by 1.

Clock Cycle	0	1	2	3	4	5	6	7	8	9	10
Active Section	A	В	A	В	A	В	A	В	A	В	A
A ahead by	0	0	-1	-1	-1	0	0	1	0	1	1
Active Section ahead by	0	0	-1	1	-1	0	0	-1	0	-1	1
Input	0	1	0	1	1	0	1	1	1	0	1
Output	0	1	0	0	1	0	1	1	1	0	0


- (a) (20 pts) Design a state machine that describes the above system (i.e., takes a 1-bit "random" input each clock cycle that indicates whether there is anything Prof. Rubenstein wants to teach, and outputs whether or not he should teach during the current lecture). Each state should include a short text description that indicates what the state represents, as well as the binary labeling you choose to use.
  - HINT: why, in the example above, did we show the lead from two perspectives (one row from just A's perspective, the other from the active section's perspective)? One perspective might be more efficient in terms of the number of states than the other.
- (b) (20 pts) Provide **simplified** algebraic equations when using T flip-flops describing a sequential circuit implementing your state machine. The characteristic table for the T flip-flop is given below, with T(t) being the input to the T flip-flop during clock cycle t.

T(t)	Q(t+1)
0	Q(t)
1	$\overline{Q(t)}$

<sup>&</sup>lt;sup>2</sup>Giving new meaning to feeling the clock is running slow when sitting in his class

<sup>&</sup>lt;sup>3</sup>He instead entertains students with great jokes and fascinating factoids during the remaining time.

<sup>&</sup>lt;sup>4</sup>He still works great jokes and fascinating factoids into his remaining lecture.



What're you lookin' at? You better be done with the exam if you're on this back page!