Prof. Rubenstein Due 4/8/2022, 5pm

CSEE W3827 - Fundamentals of Computer Systems Spring 2022

**Topics: CPU Design** Note that this homework has 5 problems on 2 pages.

- 1. Give the bit sequences (you can write them in decimal or hex per field for convenience if desired) for the following instructions (please make a clear partitioning of the different fields, see below). Slides 27-31 of lecture 8 should be helpful, and also slides 13-17 of lecture 7:
  - (a) lw \$t3, 40(\$s2)
  - (b) add \$t3, \$s2, \$s1
  - (c) addi \$t3, \$s0, 37
  - (d) beq \$s1, \$s3, LABEL (where LABEL is 7 instructions before **this** beq instruction)
  - (e) j LABEL (where LABEL is the address 2088 in decimal).
- 2. Explain (in one sentence) why op-code and function fields are separate (i.e, why didn't the architecture design a combined op-code/function field)?
- 3. Consider the effect that a stuck-at-0 (or stuck-at-1) fault would have (i.e., regardless of what the signal should be for some selector/enabler, it remains stuck on 0 (or 1)) in the single cycle architecture depicted in slide 15 of lecture 11, for following nine signals. Which of the following instruction types, if any, will not work correctly, and what do they do wrong? Consider:

• R-type (add)
• I-type (add)
• beq branching
• Iw \$40, 4(3sp)
• sw

Information provided in slides 106-127 from Lecture 11 might be helpful. Consider each case below separately.

- (a) RegWrite= 0
- (b) ALUOp0 = 0
- (c) ALUOp1 = 1
- (d) Branch= 1
- (e) MemRead = 0
- (f) MemWrite= 0
- (g) RegDest= 1
- (h) MemToReg= 0

(i) ALUSrc= 0

Banch The Banch Onit 1

