

# CSEE 3827: Fundamentals of Computer Systems, Spring 2022

## Lecture 6

Prof. Dan Rubenstein ([danr@cs.columbia.edu](mailto:danr@cs.columbia.edu))


# Agenda (M&K 4.4-4.7, 6.1-6.3)

---

- Sequent Circuit Analysis & Design: State Machines
  - Circuit Analysis (w.r.t. time)
  - Mealy State Machines
  - Sequential Circuit Design using Flip-Flops
    - D, T, JK
- PLAs; ROM
- Register Design: Load and Transfer
  - Shifter
  - Counter
  - Adder


# Recall: Sequential circuit

---




# Using Flip-Flops

# Sequential circuit (schematic)




# Sequential circuit (schematic)



What happens in Clock cycle t?

- **X(t)**: an arbitrary binary input
  - can assume stays fixed for entire clock cycle
- **A(t)**: output of top D flip-flop (fixed)
- **B(t)**: output of bottom D flip-flop (fixed)
- **Y(t)**: output of circuit is function of X(t), A(t), B(t)
- **A(t+1)**: gets set (as a function of X(t), A(t), B(t))
- **B(t+1)**: gets computed (as a function of X(t), A(t))

# Sequential circuit (schematic)




What happens in Clock cycle t?

- $X(t)$ : an arbitrary binary input
  - can assume stays fixed for entire clock cycle
- $A(t)$ : output of top D flip-flop (fixed)
- $B(t)$ : output of bottom D flip-flop (fixed)
- $Y(t)$ : output of circuit is function of  $X(t)$ ,  $A(t)$ ,  $B(t)$
- $A(t+1)$ : gets set (as a function of  $X(t)$ ,  $A(t)$ ,  $B(t)$ )
- $B(t+1)$ : gets computed (as a function of  $X(t)$ ,  $A(t)$ )

e.g., suppose  $A(t)=1$ ,  $B(t)=0$ ,  $X(t)=0$

# Sequential circuit (schematic)




What happens in Clock cycle t?

- $X(t)$ : an arbitrary binary input
  - can assume stays fixed for entire clock cycle
- $A(t)$ : output of top D flip-flop (fixed)
- $B(t)$ : output of bottom D flip-flop (fixed)
- $Y(t)$ : output of circuit is function of  $X(t)$ ,  $A(t)$ ,  $B(t)$
- $A(t+1)$ : gets set (as a function of  $X(t)$ ,  $A(t)$ ,  $B(t)$ )
- $B(t+1)$ : gets computed (as a function of  $X(t)$ ,  $A(t)$ )

e.g., suppose  $A(t)=1$ ,  $B(t)=0$ ,  $X(t)=0$

then  $Y(t)=1$ ,  $A(t+1)=0$ ,  $B(t+1)=0$

# Sequential circuit (schematic)




What happens in Clock cycle t?

- $X(t)$ : an arbitrary binary input
  - can assume stays fixed for entire clock cycle
- $A(t)$ : output of top D flip-flop (fixed)
- $B(t)$ : output of bottom D flip-flop (fixed)
- $Y(t)$ : output of circuit is function of  $X(t)$ ,  $A(t)$ ,  $B(t)$
- $A(t+1)$ : gets set (as a function of  $X(t)$ ,  $A(t)$ ,  $B(t)$ )
- $B(t+1)$ : gets computed (as a function of  $X(t)$ ,  $A(t)$ )

Algebraically:

$$\begin{aligned} A(t+1) &= A(t)X(t) + X(t)B(t) \quad [A = AX + XB] \\ B(t+1) &= \bar{A}(t)X(t) \quad [B = \bar{A}X] \\ Y(t) &= (A(t) + B(t))\bar{X}(t) \quad [Y = (A+B)\bar{X}] \end{aligned}$$

# Sequential circuit (schematic)




**TABLE 5-1**  
State Table for Circuit of Figure 5-15

Present State		Input X(t)	Next State		Output Y(t)
A(t)	B(t)		A(t+1)	B(t+1)	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

← Time t →      Time t+1      Time t

# Sequential circuit (schematic)




□ TABLE 5-1  
State Table for Circuit of Figure 5-15

Present State		Input X(t)	Next State		Output Y(t)
A(t)	B(t)		A(t+1)	B(t+1)	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

← Time t →      Time t+1      Time t

e.g., suppose  $A(t)=1$ ,  $B(t)=0$ ,  $X(t)=0$

# Sequential circuit (schematic)



© 2008 Pearson Education, Inc.

**TABLE 5-1**  
State Table for Circuit of Figure 5-15


Present State		Input X(t)	Next State		Output Y(t)
A(t)	B(t)		A(t+1)	B(t+1)	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

← Time t →      Time t+1      Time t

e.g., suppose  $A(t)=1$ ,  $B(t)=0$ ,  $X(t)=0$

Then  $Y(t) = 1$ ,  $A(t+1)=0$ ,  $B(t+1)=0$

# Sequential circuit (schematic)



**TABLE 5-1**  
State Table for Circuit of Figure 5-15

Present State		Input X(t)	Next State		Output Y(t)
A(t)	B(t)		A(t+1)	B(t+1)	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

← Time t →      Time t+1      Time t


$$A(t+1) = A(t)X(t) + X(t)B(t) \quad [A = AX + XB]$$

$$B(t+1) = \bar{A}(t)X(t) \quad [B = \bar{A}X]$$

$$Y(t) = (A(t) + B(t))\bar{X}(t) \quad [Y = (A+B)\bar{X}]$$

At time t, next cycle's (t+1) FF's are set, but combinational output uses current (cycle t) FF values

# Sequential circuit (schematic)




$$\begin{aligned}
 A(t+1) &= A(t)X(t) + X(t)B(t) \quad [A = AX + XB] \\
 B(t+1) &= \bar{A}(t)X(t) \quad [B = \bar{A}X] \\
 Y(t) &= (A(t) + B(t))\bar{X}(t) \quad [Y = (A+B)\bar{X}]
 \end{aligned}$$

Example

t	A(t)	B(t)	X(t)	Y(t)
0	0	0	0	0
1	0	0	1	0
2	0	1	1	0
3	1	1	0	1
4	0	0	1	0
5	0	1	0	1
6	0	0	0	0
7	0	0	1	0
8	0	1	1	0
9	1	1	0	1

Showing behavior over time -  
not a truth table!

# Sequential circuit (schematic)



Example

$t$	$A(t)$	$B(t)$	$X(t)$	$Y(t)$
0	0	0	0	0
1	0	0	1	0
2	0	1	1	0
3	1	1	0	1
4	0	0	1	0
5	0	1	0	1
6	0	0	0	0
7	0	0	1	0
8	0	1	1	0
9	1	1	0	1

$$A(t+1) = A(t)X(t) + X(t)B(t) \quad [A = AX + XB]$$


$$B(t+1) = \bar{A}(t)X(t) \quad [B = \bar{A}X]$$

$$Y(t) = (A(t) + B(t))\bar{X}(t) \quad [Y = (A+B)\bar{X}]$$

Green: current clock cycle

Red: current values to be used as function parameters  
Blue: values being determined

# Sequential circuit (schematic)



Example

$t$	$A(t)$	$B(t)$	$X(t)$	$Y(t)$
0	0	0	0	0
1	0	0	1	0
2	0	1	1	0
3	1	1	0	1
4	0	0	1	0
5	0	1	0	1
6	0	0	0	0
7	0	0	1	0
8	0	1	1	0
9	1	1	0	1

$$A(t+1) = A(t)X(t) + X(t)B(t) \quad [A = AX + XB]$$


$$B(t+1) = \bar{A}(t)X(t) \quad [B = \bar{A}X]$$

$$Y(t) = (A(t) + B(t))\bar{X}(t) \quad [Y = (A+B)\bar{X}]$$

Green: current clock cycle

Red: current values to be used as function parameters  
Blue: values being determined

# Sequential circuit (schematic)



Example

$t$	$A(t)$	$B(t)$	$X(t)$	$Y(t)$
0	0	0	0	0
1	0	0	1	0
2	0	1	1	0
3	1	1	0	1
4	0	0	1	0
5	0	1	0	1
6	0	0	0	0
7	0	0	1	0
8	0	1	1	0
9	1	1	0	1

$$A(t+1) = A(t)X(t) + X(t)B(t) \quad [A = AX + XB]$$

$$B(t+1) = \bar{A}(t)X(t) \quad [B = \bar{A}X]$$

$$Y(t) = (A(t) + B(t))\bar{X}(t) \quad [Y = (A+B)\bar{X}]$$


Green: current clock cycle

Red: current values to be used as function parameters  
Blue: values being determined

# State Machines

# State Machines


- We study the Mealy form (other form is Moore)



State with label “X”




Transition with input “A”, outputs “B”



Time t: in state X, get input A, output B

Time t+1: in state W

Example: state X with 2 inputs, 1 output



# Example State Machine

---

- 1 input, 1 output
- Let  $X = \#$  of 1's input so far,  $Y = \#$  of 0's input so far (incl current input).
- Output 1 whenever  $X - Y$  (including time  $t$  input)  $= 0 \pmod{3}$

# Example State Machine

---

- 1 input, 1 output
- Let  $X = \#$  of 1's input so far,  $Y = \#$  of 0's input so far (incl current input).
- Output 1 whenever  $X-Y$  (including time  $t$  input)  $= 0 \pmod{3}$
- Pseudocode:

```
Int X=0; int Y=0; bool j;  
While (1==1){  
    Input j;  
    If (j==1){  
        X = X+1;  
    }  
    Else Y=Y+1;  
    If (X-Y)%3 ==0{  
        Output 1;  
    }  
    Else Output 0;  
}
```

Over time,  $X$  and  $Y$  might grow very large, e.g.,  
after 1,000,000 iterations,  $X+Y=1,000,000$

# Example State Machine

---

- 1 input, 1 output
- Let  $X = \#$  of 1's input so far,  $Y = \#$  of 0's input so far (incl current input).
- Output 1 whenever  $X-Y$  (including time  $t$  input)  $= 0 \pmod{3}$

- Pseudocode:

```
Int X=0; int Y=0; bool j;  
While (1==1){  
    Input j;  
    If (j==1){  
        X = X+1;  
    }  
    Else Y=Y+1;  
    If (X-Y)%3 ==0{  
        Output 1;  
    }  
    Else Output 0;  
}
```

- Reduced State Pseudocode:

```
Int D=0; bool j;  
While (1==1){  
    Input j;  
    If (j==1){  
        D = D+1;  
        If (D==3){  
            D=0;  
        }  
        Else D=D-1;  
        If (D== -1){  
            D=2;  
        }  
        If D ==0{  
            Output 1;  
        }  
        Else Output 0;  
    }
```

Just have variable D that  
keeps track of  $(X-Y) \pmod{3}$

# Example State Machine

---

- 1 input, 1 output
- Let  $X = \#$  of 1's input so far,  $Y = \#$  of 0's input so far (incl current input).
- Output 1 whenever  $X-Y$  (including time  $t$  input)  $= 0 \pmod{3}$

- Pseudocode:

```
Int X=0; int Y=0; bool j;  
While (1==1){  
    Input j;  
    If (j==1){  
        X = X+1;  
    }  
    Else Y=Y+1;  
    If (X-Y)%3 ==0{  
        Output 1;  
    }  
    Else Output 0;  
}
```

- Reduced State Pseudocode:


```
Int D=0; bool j;  
While (1==1){  
    Input j;  
    If (j==1){  
        D = D+1;  
        If (D==3){  
            D=0;  
        }  
        Else D=D-1;  
        If (D== -1){  
            D=2;  
        }  
        If D ==0{  
            Output 1;  
        }  
        Else Output 0;  
    }
```

Just have variable D that  
keeps track of  $(X-Y) \pmod{3}$

D could be implemented  
using 2 bits (takes values  
0,1,2)


# Example State Machine

- 1 input, 1 output
- Let  $X = \#$  of 1's input so far,  $Y = \#$  of 0's input so far (incl current input).
- Output 1 whenever  $X-Y$  (including time  $t$  input) = 0 (mod 3)



“From” State label is value of  $X-Y$  mod 3 **not including** current input.  
“To” State is the value including current input


# Example of the “ $X-Y = 0 \bmod 3$ ”



t	X(t)	Y(t)	In	X(t+1)	Y(t+1)
0	0	0	0	0	1
1	0	1	1	1	1
2	1	1	1	2	1
3	2	1	0	2	2
4	2	2	1	3	2
5	3	2	1	4	2
6	4	2	0	4	3
7	4	3	1	5	3
8	5	3	0	5	4

Some arbitrarily chosen input sequence

# Example of the “ $X-Y = 0 \bmod 3$ ”




$t$	$X(t)$	$Y(t)$	$I_n$	$X(t+1)$	$Y(t+1)$
0	0	0	0	0	1
1	0	1	1	1	1
2	1	1	1	2	1
3	2	1	0	2	2
4	2	2	1	3	2
5	3	2	1	4	2
6	4	2	0	4	3
7	4	3	1	5	3
8	5	3	0	5	4

Red arrows indicate transitions from  $(X(t), Y(t))$  to  $(X(t+1), Y(t+1))$ :

- $(0, 0) \rightarrow (1, 1)$
- $(1, 1) \rightarrow (2, 1)$
- $(2, 1) \rightarrow (3, 2)$
- $(3, 2) \rightarrow (4, 2)$
- $(4, 2) \rightarrow (3, 2)$  (loop)
- $(3, 2) \rightarrow (4, 3)$
- $(4, 3) \rightarrow (5, 3)$
- $(5, 3) \rightarrow (5, 4)$

# Example of the “ $X-Y = 0 \bmod 3$ ”




$t$	$X(t)$	$Y(t)$	$In(t)$	$X-Y \bmod 3$ (incl. $In(t)$ )	$Out(t)$	$X(t+1)$	$Y(t+1)$
0	0	0	0	2	0	0	1
1	0	1	1	0	→1	1	1
2	1	1	1	1	0	2	1
3	2	1	0	0	→1	2	2
4	2	2	1	1	0	3	2
5	3	2	1	2	0	4	2
6	4	2	0	1	0	4	3
7	4	3	1	2	0	5	3
8	5	3	0	1	0	5	4

As constructed:  $Out(t) = 1$  when  $X(t+1) - Y(t+1) = 0 \bmod 3$

## Aside: alternate design for Out(t)

- Can modify state machine so that  $\text{Out}(t) = 1$  when  $X(t) - Y(t) = 0 \bmod 3$  instead of  $X(t+1) - Y(t+1) = 0 \bmod 3$



Instead of output = 1 when entering the “0” state, output = 1 when leaving the 0 state

Now, outputs 1 when  $X-Y=0 \bmod 3$ , excluding current input

# Example State Machine


- 1 input, 1 output
- Let  $X = \#$  of 1's input so far,  $Y = \#$  of 0's input so far (incl current input).
- Output 1 whenever  $X-Y$  (including time  $t$  input)  $= 0 \pmod{3}$
- Pseudocode:

```
Int X=0; int Y=0; bool j;
While (1==1){
    Input j;
    If (j==1){
        X = X+1;
    }
    Else Y=Y+1;
    If (X-Y)%3 ==0{
        Output 1;
    }
    Else Output 0;
}
```

- Reduced State Pseudocode:

```
Int D=0; bool j;
While (1==1){
    Input j;
    If (j==1){
        D = D+1;
        If (D==3){
            D=0;
        }
        Else D=D-1;
        If (D== -1){
            D=2;
        }
        If D ==0{
            Output 1;
        }
        Else Output 0;
    }
}
```

# Example of the alternate “ $X-Y = 0 \bmod 3$ ”




$t$	$X(t)$	$Y(t)$	$In(t)$	$X(t+1)$	$Y(t+1)$	$X-Y \bmod 3$ (time $t$ )	$Out(t)$
0	0	0	0	0	1	0	1
1	0	1	1	1	1	2	0
2	1	1	1	2	1	0	1
3	2	1	0	2	2	1	0
4	2	2	1	3	2	0	1
5	3	2	1	4	2	1	0
6	4	2	0	4	3	2	0
7	4	3	1	5	3	1	0
8	5	3	0	5	4	2	0


As constructed:  $Out(t) = 1$  when  $X(t+1) - Y(t+1) = 0 \bmod 3$

# Back to Original Example State Machine

- 1 input, 1 output
- Let  $X = \#$  of 1's input so far,  $Y = \#$  of 0's input so far.
- Output 1 whenever  $X-Y$  (including time  $t$  input) = 0 (mod 3)




State label is current value of  $X-Y$  mod 3



Binary Labeling

# From State Machine to Sequential Circuit

- Flip-Flop state represents current “state” of the State Machine
  - 1 FF per bit in the state representation




Let FF A store the high bit, B the low bit

A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	B <sub>next</sub>	Out
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	1
1	1	0	X	X	X
1	1	1	X	X	X

# Design with D Flip-Flops

- D FF's are easy: we input the value to the FF that we want it set to

A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	B <sub>next</sub>	Out
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	1
1	1	0	X	X	X
1	1	1	X	X	X



A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	D <sub>A</sub>	B <sub>next</sub>	D <sub>B</sub>	Out
0	0	0	1	1	0	0	0
0	0	1	0	0	1	1	0
0	1	0	0	0	0	0	1
0	1	1	1	1	0	0	0
1	0	0	0	0	1	1	0
1	0	1	0	0	0	0	1
1	1	0	X	X	X	X	X
1	1	1	X	X	X	X	X

New columns indicate what values feed into D FF (mimic “next” values for that FF)

# Design with D Flip-Flops Cont'd

- Build K-Maps, get equations for output and FF input vals (in terms of inputs and previous F vals)

A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	D <sub>A</sub>	B <sub>next</sub>	D <sub>B</sub>	Out
0	0	0	1	1	0	0	0
0	0	1	0	0	1	1	0
0	1	0	0	0	0	0	1
0	1	1	1	1	0	0	0
1	0	0	0	0	1	1	0
1	0	1	0	0	0	0	1
1	1	0	X	X	X	X	X
1	1	1	X	X	X	X	X

$$D_A = \bar{A}\bar{B}I + BI$$

$$D_B = A\bar{I} + \bar{A}\bar{B}I$$

$$Out = AI + B\bar{I}$$

D<sub>A</sub>:

In			
A <sub>cur</sub>		B <sub>cur</sub>	
1	0	1	0
0	0	X	X

D<sub>B</sub>:

In			
A <sub>cur</sub>		B <sub>cur</sub>	
0	1	0	0
1	0	X	X

Out:


In			
A <sub>cur</sub>		B <sub>cur</sub>	
0	0	0	1
0	1	X	X

# Design with D FF's cont'd

$$D_A = \bar{A}\bar{B}\bar{I} + BI$$

$$D_B = A\bar{I} + \bar{A}\bar{B}I$$


$$\text{Out} = AI + BI$$



# Design with T Flip Flops

- Value fed into T FF is 0 if FF should maintain value, 1 if it should flop

A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	B <sub>next</sub>	Out
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	1
1	1	0	X	X	X
1	1	1	X	X	X



A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	T <sub>A</sub>	B <sub>next</sub>	T <sub>B</sub>	Out
0	0	0	1	1	0		0
0	0	1	0	0	1		0
0	1	0	0	0	0		1
0	1	1	1	1	0		0
1	0	0	0	1	1		0
1	0	1	0	0	1		1
1	1	0	X	X	X		X
1	1	1	X	X	X		X

In

T<sub>A</sub>:

1	0	1	0
1	1	X	X


B<sub>cur</sub>

$$T_A = A + BI + \bar{B}\bar{I}$$

# Design with T Flip Flops

- Value fed into T FF is 0 if FF should maintain value, 1 if it should flop

A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	B <sub>next</sub>	Out
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	1
1	1	0	X	X	X
1	1	1	X	X	X



In

T<sub>B</sub>:

	0	1	1	1
A <sub>cur</sub>	1	0	X	X

B<sub>cur</sub>

A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	T <sub>A</sub>	B <sub>next</sub>	T <sub>B</sub>	Out
0	0	0	1	1	0	0	0
0	0	1	0	0	1	1	0
0	1	0	0	0	0	1	1
0	1	1	1	1	0	1	0
1	0	0	0	1	1	1	0
1	0	1	0	1	0	0	1
1	1	0	X	X	X	X	X
1	1	1	X	X	X	X	X

$$T_B = B + \bar{A}I + A\bar{I}$$

# Design with JK Flip-Flops

- Note: to change  $A_{cur}$  to the correct  $A_{next}$  value, two possible input pairs can be fed into the J,K inputs of a JK Flip-Flop


J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\overline{Q(t)}$

$A_{cur}$	$A_{next}$	J,K
0	0	0,0 or 0,1 (0,X)
0	1	1,0 or 1,1 (1,X)
1	0	0,1 or 1,1 (X,1)
1	1	0,0 or 1,0 (X,0)

# Design with JK Flip-Flop

<b>A<sub>cur</sub></b>	<b>A<sub>next</sub></b>	<b>J,K</b>
0	0	0,0 or 0,1 (0,X)
0	1	1,0 or 1,1 (1,X)
1	0	0,1 or 1,1 (X,1)
1	1	0,0 or 1,0 (X,0)

A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	B <sub>next</sub>	Out
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	1
1	1	0	X	X	X
1	1	1	X	X	X




A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	J <sub>A</sub>	K <sub>A</sub>	B <sub>next</sub>	J <sub>B</sub>	K <sub>B</sub>	Out
0	0	0	1	1	X	0			0
0	0	1	0	0	X	1			0
0	1	0	0	0	X	0			1
0	1	1	1	1	X	0			0
1	0	0	0	X	1	1			0
1	0	1	0	X	1	0			1
1	1	0	X	X	X	X			X
1	1	1	X	X	X	X			X

# Design with JK Flip-Flop

<b>A<sub>cur</sub></b>	<b>A<sub>next</sub></b>	<b>J,K</b>
0	0	0,0 or 0,1 (0,X)
0	1	1,0 or 1,1 (1,X)
1	0	0,1 or 1,1 (X,1)
1	1	0,0 or 1,0 (X,0)

A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	B <sub>next</sub>	Out
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	1
1	1	0	X	X	X
1	1	1	X	X	X



A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	J <sub>A</sub>	K <sub>A</sub>	B <sub>next</sub>	J <sub>B</sub>	K <sub>B</sub>	Out
0	0	0	1	1	X	0	0	X	0
0	0	1	0	0	X	1	1	X	0
0	1	0	0	0	X	0	X	1	1
0	1	1	1	1	X	0	X	1	0
1	0	0	0	X	1	1	1	X	0
1	0	1	0	X	1	0	0	X	1
1	1	0	X	X	X	X	X	X	X
1	1	1	X	X	X	X	X	X	X

# Design with JK Flip-Flop

A <sub>cur</sub>	B <sub>cur</sub>	In	A <sub>next</sub>	J <sub>A</sub>	K <sub>A</sub>	B <sub>next</sub>	J <sub>B</sub>	K <sub>B</sub>	Out
0	0	0	1	1	X	0	0	X	0
0	0	1	0	0	X	1	1	X	0
0	1	0	0	0	X	0	X	1	1
0	1	1	1	1	X	0	X	1	0
1	0	0	0	X	1	1	1	X	0
1	0	1	0	X	1	0	0	X	+
1	1	0	X	X	X	X	X	X	X
1	1	1	X	X	X	X	X	X	X

J<sub>B</sub>:

		In					
		A <sub>cur</sub>	B <sub>cur</sub>	0	1	X	X
		A <sub>cur</sub>	B <sub>cur</sub>	1	0	X	X

$$J_A = BI + \bar{B}\bar{I}$$

$$B \oplus \bar{I}$$

$$K_A = 1$$

$$J_B = \bar{A}I + A\bar{I}$$

$$A \oplus I$$

J<sub>A</sub>:

		In					
		A <sub>cur</sub>	B <sub>cur</sub>	1	0	1	0
		A <sub>cur</sub>	B <sub>cur</sub>	X	X	X	X

K<sub>A</sub>:

		In					
		A <sub>cur</sub>	B <sub>cur</sub>	X	X	X	X
		A <sub>cur</sub>	B <sub>cur</sub>	1	1	X	X

K<sub>B</sub>:

		In					
		A <sub>cur</sub>	B <sub>cur</sub>	X	X	1	1
		A <sub>cur</sub>	B <sub>cur</sub>	X	X	X	X

$$J_A = BI + \bar{B}\bar{I}$$

$$B \oplus \bar{I}$$

$$K_A = 1$$

$$A \oplus I$$


# Design with JK FF's cont'd

$$J_A = BI + \bar{B}\bar{I}$$

$$K_A = 1$$

$$J_B = \bar{A}I + A\bar{I}$$

$$K_B = 1$$



# 2nd Example

# Another Example: Message Generator

---

- Circuit's purpose is to generate a message.
- Each clock cycle, 1-bit input determines 1-bit output
  - When input is held fixed at 0: message is **011000000...**
  - When input is held fixed at 1: message is **001111111...**
  - Message restarts whenever current input differs from previous

time	Input	Output
0	1	0
1	1	0
2	1	1
3	1	1
4	1	1
5	0	0
6	0	1
7	1	0
8	1	0
9	0	0
10	0	1
11	0	1
12	0	0
13	0	0

# Figuring out state machine

---

- Q: What information needs to be retained?
  - 0 input: message is 011000000...
  - 1 input : message is 001111111...

# Figuring out state machine

---

- Q: What information needs to be retained?
- A: 2 pieces of info
  - what previous input was
  - how far along we are in the message sequence
- 0 input: message is 011000000...
- 1 input : message is 001111111...






# Figuring out state machine

---

- Q: What information needs to be retained?
- A: 2 pieces of info
  - what previous input was
  - how far along we are in the message sequence
- Note we only need to track where we are in the sequence to the point where it remains fixed.
- 0 input: message is 011000000...
- 1 input : message is 001111111...

# The States


---



- 0 input: message is  
**01100000...**
- 1 input : message is  
**00111111...**

# The States


---



- 0 input: message is 01100000...
- 1 input : message is 00111111...


# Number The States

---



- 5 states: each state needs a 3-bit labelling so that all states are unique
- Labelling can be arbitrary


# Convert State Machine to Table



Convert state machine to table form:  
consider all possible values of  
 $A(t), B(t), C(t)$ ,  $In(t)$

$A(t)$	$B(t)$	$C(t)$	$In(t)$	$Out(t)$	$A(t+1)$	$B(t+1)$	$C(t+1)$
0	0	0	0				
0	0	0	1				
0	0	1	0				
0	0	1	1				
0	1	0	0				
0	1	0	1				
0	1	1	0				
0	1	1	1				
1	0	0	0				
1	0	0	1				
1	0	1	0				
1	0	1	1				
1	1	0	0				
1	1	0	1				
1	1	1	0				
1	1	1	1				
				1			


# Don't Cares for non-existent states




For table entries for states that  
don't exist, can fill in with don't-care  
conditions

A(t)	B(t)	C(t)	In(t)	Out(t)	A(t+1)	B(t+1)	C(t+1)
0	0	0	0				
0	0	0	1				
0	0	1	0				
0	0	1	1				
0	1	0	0				
0	1	0	1				
0	1	1	0	X	X	X	X
0	1	1	1	X	X	X	X
1	0	0	0				
1	0	0	1				
1	0	1	0				
1	0	1	1				
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

# Determining Output




Out indicated on transitions: can already solve for output in terms of inputs via KMap



A(t)	B(t)	C(t)	In(t)	Out(t)	A(t+1)	B(t+1)	C(t+1)
0	0	0	0	1			
0	0	0	1	0			
0	0	1	0	1			
0	0	1	1	0			
0	1	0	0	0			
0	1	0	1	0			
0	1	1	0	X	X	X	X
0	1	1	1	X	X	X	X
1	0	0	0	0			
1	0	0	1	0			
1	0	1	0	0			
1	0	1	1	1			
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X


# Enter in Next States



Can also determine next cycle's state  
 $(A(t+1), B(t+1), C(t+1))$   
 based on current cycle's state  
 $(A(t), B(t), C(t))$  and current input  $I(t)$

A(t)	B(t)	C(t)	In(t)	Out(t)	A(t+1)	B(t+1)	C(t+1)
0	0	0	0	1	0	0	1
0	0	0	1	0	1	0	0
0	0	1	0	1	0	1	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	1	0
0	1	0	1	0	1	0	0
0	1	1	0	X	X	X	X
0	1	1	1	X	X	X	X
1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	1
1	0	1	0	0	0	0	0
1	0	1	1	1	1	0	1
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

# Which type of Flip-Flop to use?



Now must decide which type of F.F.  
we are using before going further.

Let's use JK Flip-Flops

A(t)	B(t)	C(t)	In(t)	Out(t)	A(t+1)	B(t+1)	C(t+1)
0	0	0	0	1	0	0	1
0	0	0	1	0	1	0	0
0	0	1	0	1	0	1	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	1	0
0	1	0	1	0	1	0	0
0	1	1	0	X	X	X	X
0	1	1	1	X	X	X	X
1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	1
1	0	1	0	0	0	0	0
1	0	1	1	1	1	0	1
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

# JK Flip Flops: J& K columns

---

A(t)	B(t)	C(t)	In(t)	Out(t)	A(t+1)	J <sub>A</sub> (t)	K <sub>A</sub> (t)	B(t+1)	J <sub>B</sub> (t)	K <sub>B</sub> (t)	C(t+1)	J <sub>C</sub> (t)	K <sub>C</sub> (t)
0	0	0	0	1	0			0			1		
0	0	0	1	0	1			0			0		
0	0	1	0	1	0			1			0		
0	0	1	1	0	1			0			0		
0	1	0	0	0	0			1			0		
0	1	0	1	0	1			0			0		
0	1	1	0	X	X			X			X		
0	1	1	1	X	X			X			X		
1	0	0	0	0	0			0			0		
1	0	0	1	0	1			0			1		
1	0	1	0	0	0			0			0		
1	0	1	1	1	1			0			1		
1	1	0	0	X	X			X			X		
1	1	0	1	X	X			X			X		
1	1	1	0	X	X			X			X		
1	1	1	1	X	X			X			X		

A <sub>cur</sub>	A <sub>next</sub>	J,K
0	0	0,0 or 0,1 (0,X)
0	1	1,0 or 1,1 (1,X)
1	0	0,1 or 1,1 (X,1)
1	1	0,0 or 1,0 (X,0)

Add Columns to determine what J and K should be based on current state, current input, and how a particular FF's stored value should change

# JK Flip Flops: J& K columns

---

A(t)	B(t)	C(t)	In(t)	Out(t)	A(t+1)	J <sub>A</sub> (t)	K <sub>A</sub> (t)	B(t+1)	J <sub>B</sub> (t)	K <sub>B</sub> (t)	C(t+1)	J <sub>C</sub> (t)	K <sub>C</sub> (t)
0	0	0	0	1	0			0			1		
0	0	0	1	0	1			0			0		
0	0	1	0	1	0			1			0		
0	0	1	1	0	1			0			0		
0	1	0	0	0	0			1			0		
0	1	0	1	0	1			0			0		
0	1	1	0	X	X			X			X		
0	1	1	1	X	X			X			X		
1	0	0	0	0	0	0		0			0		
1	0	0	1	0	1			0			1		
1	0	1	0	0	0			0			0		
1	0	1	1	1	1			0			1		
1	1	0	0	X	X			X			X		
1	1	0	1	X	X			X			X		
1	1	1	0	X	X			X			X		
1	1	1	1	X	X			X			X		

A <sub>cur</sub>	A <sub>next</sub>	J,K
0	0	0,0 or 0,1 (0,X)
0	1	1,0 or 1,1 (1,X)
1	0	0,1 or 1,1 (X,1)
1	1	0,0 or 1,0 (X,0)

When in state 100, and input is 0, go to state 000

# JK Flip Flops: J& K columns

---

A(t)	B(t)	C(t)	In(t)	Out(t)	A(t+1)	J <sub>A</sub> (t)	K <sub>A</sub> (t)	B(t+1)	J <sub>B</sub> (t)	K <sub>B</sub> (t)	C(t+1)	J <sub>C</sub> (t)	K <sub>C</sub> (t)
0	0	0	0	1	0			0			1		
0	0	0	1	0	1			0			0		
0	0	1	0	1	0			1			0		
0	0	1	1	0	1			0			0		
0	1	0	0	0	0			1			0		
0	1	0	1	0	1			0			0		
0	1	1	0	X	X			X			X		
0	1	1	1	X	X			X			X		
1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	1			0			1		
1	0	1	0	0	0			0			0		
1	0	1	1	1	1			0			1		
1	1	0	0	X	X			X			X		
1	1	0	1	X	X			X			X		
1	1	1	0	X	X			X			X		
1	1	1	1	X	X			X			X		

A <sub>cur</sub>	A <sub>next</sub>	J,K
0	0	0,0 or 0,1 (0,X)
0	1	1,0 or 1,1 (1,X)
1	0	0,1 or 1,1 (X,1)
1	1	0,0 or 1,0 (X,0)

When in state 100, and input is 0, go to state 000

i.e., when A(t)=1, B(t)=0, C(t)=0, I(t)=0 then A(t+1)=0, B(t+1)=0, C(t+1)=0

# JK Flip Flops: J& K columns

---

A(t)	B(t)	C(t)	l <sub>n</sub> (t)	Out(t)	A(t+1)	J <sub>A</sub> (t)	K <sub>A</sub> (t)	B(t+1)	J <sub>B</sub> (t)	K <sub>B</sub> (t)	C(t+1)	J <sub>C</sub> (t)	K <sub>C</sub> (t)
0	0	0	0	1	0			0			1		
0	0	0	1	0	1			0			0		
0	0	1	0	1	0			1			0		
0	0	1	1	0	1			0			0		
0	1	0	0	0	0			1			0		
0	1	0	1	0	1			0			0		
0	1	1	0	X	X			X			X		
0	1	1	1	X	X			X			X		
1	0	0	0	0	0	0		0			0		
1	0	0	1	0	1			0			1		
1	0	1	0	0	0			0			0		
1	0	1	1	1	1			0			1		
1	1	0	0	X	X			X			X		
1	1	0	1	X	X			X			X		
1	1	1	0	X	X			X			X		
1	1	1	1	X	X			X			X		

A <sub>cur</sub>	A <sub>next</sub>	J,K
0	0	0,0 or 0,1 (0,X)
0	1	1,0 or 1,1 (1,X)
1	0	0,1 or 1,1 (X,1)
1	1	0,0 or 1,0 (X,0)

Focus just on A for now:

i.e., when A(t)=1, B(t)=0, C(t)=0, l<sub>n</sub>(t)=0 then A(t+1)=0

# JK Flip Flops: J& K columns

---

A(t)	B(t)	C(t)	In(t)	Out(t)	A(t+1)	J <sub>A</sub> (t)	K <sub>A</sub> (t)	B(t+1)	J <sub>B</sub> (t)	K <sub>B</sub> (t)	C(t+1)	J <sub>C</sub> (t)	K <sub>C</sub> (t)
0	0	0	0	1	0			0			1		
0	0	0	1	0	1			0			0		
0	0	1	0	1	0			1			0		
0	0	1	1	0	1			0			0		
0	1	0	0	0	0			1			0		
0	1	0	1	0	1			0			0		
0	1	1	0	X	X			X			X		
0	1	1	1	X	X			X			X		
1	0	0	0	0	0	0	X	1	0		0		
1	0	0	1	0	1			0			1		
1	0	1	0	0	0			0			0		
1	0	1	1	1	1			0			1		
1	1	0	0	X	X			X			X		
1	1	0	1	X	X			X			X		
1	1	1	0	X	X			X			X		
1	1	1	1	X	X			X			X		

A <sub>cur</sub>	A <sub>next</sub>	J,K
0	0	0,0 or 0,1 (0,X)
0	1	1,0 or 1,1 (1,X)
1	0	0,1 or 1,1 (X,1)
1	1	0,0 or 1,0 (X,0)

i.e., when A(t)=1, B(t)=0, C(t)=0, I(t)=0 then A(t+1)=0

so when A(t)=1, B(t)=0, C(t)=0, I(t)=0 then J<sub>A</sub>(t)=X, K<sub>A</sub>(t)=1

# JK Flip Flops: J& K columns

---

A(t)	B(t)	C(t)	In(t)	Out(t)	A(t+1)	J <sub>A</sub> (t)	K <sub>A</sub> (t)	B(t+1)	J <sub>B</sub> (t)	K <sub>B</sub> (t)	C(t+1)	J <sub>C</sub> (t)	K <sub>C</sub> (t)
0	0	0	0	1	0			0			1		
0	0	0	1	0	1			0			0		
0	0	1	0	1	0			1			0		
0	0	1	1	0	1			0			0		
0	1	0	0	0	0			1			0		
0	1	0	1	0	1			0			0		
0	1	1	0	X	X			X			X		
0	1	1	1	X	X			X			X		
1	0	0	0	0	0	X	1	0	0	X	0	0	X
1	0	0	1	0	1			0			1		
1	0	1	0	0	0			0			0		
1	0	1	1	1	1			0			1		
1	1	0	0	X	X			X			X		
1	1	0	1	X	X			X			X		
1	1	1	0	X	X			X			X		
1	1	1	1	X	X			X			X		

A <sub>cur</sub>	A <sub>next</sub>	J,K
0	0	0,0 or 0,1 (0,X)
0	1	1,0 or 1,1 (1,X)
1	0	0,1 or 1,1 (X,1)
1	1	0,0 or 1,0 (X,0)

Same idea for B & C

# JK Flip Flops: J& K columns

---

A(t)	B(t)	C(t)	In(t)	Out(t)	A(t+1)	J <sub>A</sub> (t)	K <sub>A</sub> (t)	B(t+1)	J <sub>B</sub> (t)	K <sub>B</sub> (t)	C(t+1)	J <sub>C</sub> (t)	K <sub>C</sub> (t)
0	0	0	0	1	0	0	X	0	0	X	1	1	X
0	0	0	1	0	1	1	X	0	0	X	0	X	1
0	0	1	0	1	0	0	X	1	1	X	0	0	X
0	0	1	1	0	1	1	X	0	0	X	0	X	1
0	1	0	0	0	0	0	X	1	X	0	0	0	X
0	1	0	1	0	1	1	X	0	X	1	0	X	1
0	1	1	0	X	X	X	X	X	X	X	X	X	X
0	1	1	1	X	X	X	X	X	X	X	X	X	X
1	0	0	0	0	0	X	1	0	0	X	0	0	X
1	0	0	1	0	1	X	0	0	0	X	1	X	0
1	0	1	0	0	0	X	1	0	0	X	0	0	X
1	0	1	1	1	1	X	0	0	0	X	1	X	0
1	1	0	0	X	X	X	X	X	X	X	X	X	X
1	1	0	1	X	X	X	X	X	X	X	X	X	X
1	1	1	0	X	X	X	X	X	X	X	X	X	X
1	1	1	1	X	X	X	X	X	X	X	X	X	X

A <sub>cur</sub>	A <sub>next</sub>	J,K
0	0	0,0 or 0,1 (0,X)
0	1	1,0 or 1,1 (1,X)
1	0	0,1 or 1,1 (X,1)
1	1	0,0 or 1,0 (X,0)

Same idea for all other rows

# JK Flip Flops: J& K columns

---

A(t)	B(t)	C(t)	In(t)	Out(t)	A(t+1)	J <sub>A</sub> (t)	K <sub>A</sub> (t)	B(t+1)	J <sub>B</sub> (t)	K <sub>B</sub> (t)	C(t+1)	J <sub>C</sub> (t)	K <sub>C</sub> (t)
0	0	0	0	1	0	0	X	0	0	X	1	1	X
0	0	0	1	0	1	1	X	0	0	X	0	X	1
0	0	1	0	1	0	0	X	1	1	X	0	0	X
0	0	1	1	0	1	1	X	0	0	X	0	X	1
0	1	0	0	0	0	0	X	1	X	0	0	0	X
0	1	0	1	0	1	1	X	0	X	1	0	X	1
0	1	1	0	X	X	X	X	X	X	X	X	X	X
0	1	1	1	X	X	X	X	X	X	X	X	X	X
1	0	0	0	0	0	X	1	0	0	X	0	0	X
1	0	0	1	0	1	X	0	0	0	X	1	X	0
1	0	1	0	0	0	X	1	0	0	X	0	0	X
1	0	1	1	1	1	X	0	0	0	X	1	X	0
1	1	0	0	X	X	X	X	X	X	X	X	X	X
1	1	0	1	X	X	X	X	X	X	X	X	X	X
1	1	1	0	X	X	X	X	X	X	X	X	X	X
1	1	1	1	X	X	X	X	X	X	X	X	X	X

Just need these columns to get circuitry that feeds into the J,K inputs of each of the Flip-Flops

# JK Flip Flops: J& K columns

A(t)	B(t)	C(t)	In(t)	J <sub>A</sub> (t)	K <sub>A</sub> (t)	J <sub>B</sub> (t)	K <sub>B</sub> (t)	J <sub>C</sub> (t)	K <sub>C</sub> (t)
0	0	0	0	0	X	0	X	1	X
0	0	0	1	1	X	0	X	X	1
0	0	1	0	0	X	1	X	0	X
0	0	1	1	1	X	0	X	X	1
0	1	0	0	0	X	X	0	0	X
0	1	0	1	1	X	X	1	X	1
0	1	1	0	X	X	X	X	X	X
0	1	1	1	X	X	X	X	X	X
1	0	0	0	X	1	0	X	0	X
1	0	0	1	X	0	0	X	X	0
1	0	1	0	X	1	0	X	0	X
1	0	1	1	X	0	0	X	X	0
1	1	0	0	X	X	X	X	X	X
1	1	0	1	X	X	X	X	X	X
1	1	1	0	X	X	X	X	X	X
1	1	1	1	X	X	X	X	X	X

**J<sub>A</sub>:**

$$\left. \begin{array}{l} C(t) \\ \begin{array}{|c|c|c|c|} \hline 0 & 1 & 1 & 0 \\ \hline 0 & 1 & X & X \\ \hline X & X & X & X \\ \hline X & X & X & X \\ \hline \end{array} \end{array} \right\} B(t) = In(t) = I$$

**K<sub>A</sub>:**

$$\left. \begin{array}{l} C(t) \\ \begin{array}{|c|c|c|c|} \hline X & X & X & X \\ \hline X & X & X & X \\ \hline X & X & X & X \\ \hline 1 & 0 & 0 & 1 \\ \hline \end{array} \end{array} \right\} B(t) = \overline{In(t)} = \bar{I}$$

Just need these columns to get circuitry that feeds into the J,K inputs of each of the Flip-Flops

# JK Flip Flops: J& K columns

A(t)	B(t)	C(t)	In(t)	J <sub>A</sub> (t)	K <sub>A</sub> (t)	J <sub>B</sub> (t)	K <sub>B</sub> (t)	J <sub>C</sub> (t)	K <sub>C</sub> (t)
0	0	0	0	0	X	0	X	1	X
0	0	0	1	1	X	0	X	X	1
0	0	1	0	0	X	1	X	0	X
0	0	1	1	1	X	0	X	X	1
0	1	0	0	0	X	X	0	0	X
0	1	0	1	1	X	X	1	X	1
0	1	1	0	X	X	X	X	X	X
0	1	1	1	X	X	X	X	X	X
1	0	0	0	X	1	0	X	0	X
1	0	0	1	X	0	0	X	X	0
1	0	1	0	X	1	0	X	0	X
1	0	1	1	X	0	0	X	X	0
1	1	0	0	X	X	X	X	X	X
1	1	0	1	X	X	X	X	X	X
1	1	1	0	X	X	X	X	X	X
1	1	1	1	X	X	X	X	X	X

**J<sub>B</sub>:**

$$J_B(t) = \overline{A}C\bar{T}$$

**K<sub>B</sub>:**

$$K_B(t) = I$$

Just need these columns to get circuitry that feeds into the J,K inputs of each of the Flip-Flops

# JK Flip Flops: J& K columns

A(t)	B(t)	C(t)	In(t)	J <sub>A</sub> (t)	K <sub>A</sub> (t)	J <sub>B</sub> (t)	K <sub>B</sub> (t)	J <sub>C</sub> (t)	K <sub>C</sub> (t)
0	0	0	0	0	X	0	X	1	X
0	0	0	1	1	X	0	X	X	1
0	0	1	0	0	X	1	X	0	X
0	0	1	1	1	X	0	X	X	1
0	1	0	0	0	X	X	0	0	X
0	1	0	1	1	X	X	1	X	1
0	1	1	0	X	X	X	X	X	X
0	1	1	1	X	X	X	X	X	X
1	0	0	0	X	1	0	X	0	X
1	0	0	1	X	0	0	X	X	0
1	0	1	0	X	1	0	X	0	X
1	0	1	1	X	0	0	X	X	0
1	1	0	0	X	X	X	X	X	X
1	1	0	1	X	X	X	X	X	X
1	1	1	0	X	X	X	X	X	X
1	1	1	1	X	X	X	X	X	X

$J_C:$

$$\left. \begin{array}{|c|c|c|c|} \hline & & C(t) \\ \hline 1 & X & X & 0 \\ \hline 0 & X & X & X \\ \hline X & X & X & X \\ \hline 0 & X & X & 0 \\ \hline \end{array} \right\} B(t) = \bar{A}\bar{B}\bar{C}$$

$In(t)$

$K_C:$


$$\left. \begin{array}{|c|c|c|c|} \hline & & C(t) \\ \hline X & 1 & 1 & X \\ \hline X & 1 & X & X \\ \hline X & X & X & X \\ \hline X & 0 & 0 & X \\ \hline \end{array} \right\} B(t) = \bar{A}$$

$In(t)$

Just need these columns to get circuitry that feeds into the J,K inputs of each of the Flip-Flops


# The Sequential Circuit

- $J_A = I$
- $K_A = \bar{I}$
- $J_B = \bar{A}C\bar{I}$
- $K_B = I$
- $J_C = \bar{A}\bar{B}\bar{C}$
- $K_C = \bar{A}$
- $Out = ACI + \bar{A}\bar{B}\bar{I}$




# The Sequential Circuit

- $J_A = I$
- $K_A = \bar{I}$
- $J_B = \bar{A}C\bar{I}$
- $K_B = I$
- $J_C = \bar{A}\bar{B}\bar{C}$
- $K_C = \bar{A}$
- $Out = ACI + \bar{A}\bar{B}\bar{I}$




# The Sequential Circuit

- $J_A = I$
- $K_A = \bar{I}$
- $J_B = \bar{A}C\bar{I}$
- $K_B = I$
- $J_C = \bar{A}\bar{B}\bar{C}$
- $K_C = \bar{A}$
- $Out = ACI + \bar{A}\bar{B}\bar{I}$




# The Sequential Circuit

- $J_A = I$
- $K_A = \bar{I}$
- $J_B = \bar{A}C\bar{I}$
- $K_B = I$
- $J_C = \bar{A}\bar{B}\bar{C}$
- $K_C = \bar{A}$
- $Out = ACI + \bar{A}\bar{B}\bar{I}$



# The Sequential Circuit


- $J_A = I$
- $K_A = \bar{I}$
- $J_B = \bar{A}C\bar{I}$
- $K_B = I$
- $J_C = \bar{A}\bar{B}\bar{C}$
- $K_C = \bar{A}$
- $Out = ACI + \bar{A}\bar{B}\bar{I}$



# Registers

# Registers

A flip-flop can store 1 bit. A register is a set of  $n$  flip flops that stores  $n$  bits in parallel.




# Register Behavior

---

- Each clock cycle  $t$ , register “set” to an  $n$ -bit input value  
 $X(t) = X_{n-1}(t) \ X_{n-2}(t) \ \dots \ X_1(t) \ X_0(t)$
- Output
  - $Y(t) = Y_{n-1}(t) \ Y_{n-2}(t) \ \dots \ Y_1(t) \ Y_0(t) = X_{n-1}(t-1) \ X_{n-2}(t-1) \ \dots \ X_1(t-1) \ X_0(t-1) = X(t-1)$ .
  - and of course,  $Y(t+1) = X(t)$
- In other words, the output of a register is the input from the previous clock cycle


Snapshot of register at time  $t$  ( $t^{\text{th}}$  clock cycle)



**Register w/ Write  
Enable**

# Register w/ Write Enable


- A register with an additional (1-bit) input signal,  $E(t)$ 
  - $E(t)=1$ : behave like register w/o enable,  $Y(t+1) = X(t)$  will be output next clock cycle
  - $E(t)=0$ : hold value in register, ignore current input:  $Y(t+1) = Y(t)$



Note: When not enabled, the register value is not being “zero’d“out!


# Building Register w/ Write Enable from Register

---




# Building Register w/ Write Enable from Register

---



# Building Register w/ Write Enable from Register





$E(t)=0: Y(t+1) = Y(t)$  (holds value)

$E(t)=1: Y(t+1) = D(t)$  (reads in new data)

# Register Selection (using MUXs)

# Register MUXing




- Suppose have
  - 4 k-bit registers with Enable (for writing)
  - combinational logic to perform some operation OP
- Goal: Allow system to select registers
  - 2 registers selected for inputs (A & B)
  - 1 register for output (C)
  - At end of cycle:  $C = A \text{ OP } B$
- Note: A&B can be same register, C can also be same as A or B

# Register MUXing example


---

- e.g.,
  - $\text{Reg01} = \text{Reg01 OP Reg10}$
  - $\text{Reg10} = \text{Reg10 OP Reg10}$  (if OP were +, this would do  $\text{Reg10} *= 2$ )
- OP selecting: be able to choose from different OPs, e.g.
  - $\text{Reg01} = \text{Reg01} + \text{Reg10}$
  - $\text{Reg10} = \text{Reg01} * \text{Reg00}$


# Register MUXing




# Register MUXing




# Register MUXing



# Example: Reg01 = Reg10 OP Reg01





# Register MUXing and OP MUXing



# Specialized Registers


# Shift register

*A register capable of shifting bits laterally in one direction*




(b) Symbol


# Shift register w. parallel load



*Three modes:*  
Shift (w/ serial input)  
Parallel input  
No input (do nothing)




# Shift register w. parallel load



Serial input operation  
(enabled by Shift=1)

— Enable Signal (1)


— Disable Signal (0)



(b) Symbol


© 2008 Pearson Education, Inc.  
M. Morris Mano & Charles R. Kime  
**LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e**

# Shift register w. parallel load




Serial input operation  
(enabled by Shift=1)

— Enable Signal (1)  
— Disable Signal (0)




© 2008 Pearson Education, Inc.  
M. Morris Mano & Charles R. Kime  
**LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e**


# Shift register w. parallel load



Parallel load operation  
(enabled by Load AND  $\overline{\text{Shift}}$ )




# Shift register w. parallel load



Parallel load operation  
(enabled by Load AND  $\overline{\text{Shift}}$ )

Enable Signal (1)


Disable Signal (0)



(b) Symbol


© 2008 Pearson Education, Inc.  
M. Morris Mano & Charles R. Kime  
**LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e**

# Shift register w. parallel load




© 2008 Pearson Education, Inc.  
M. Morris Mano & Charles R. Kime  
**LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e**

# Shift register w. parallel load




Parallel load operation  
(enabled by Load AND  $\overline{\text{Shift}}$ )

— Enable Signal (1)  
— Disable Signal (0)




(b) Symbol

# Shift register w. parallel load




No input (Do nothing) operation  
(enabled by Load AND Shift)



(b) Symbol


# Shift register w. parallel load



No input (Do nothing) operation  
(enabled by Load AND Shift)

— Enable Signal (1)


— Disable Signal (0)



(b) Symbol


© 2008 Pearson Education, Inc.  
M. Morris Mano & Charles R. Kime  
**LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e**

# Shift register w. parallel load





No input (Do nothing) operation  
(enabled by Load AND Shift)

— Enable Signal (1)  
— Disable Signal (0)





# Ripple Counter




- Each flip-flop feeds Q into D: complements its value
- X's Q feeds into Y's clock, Y's Q feeds into Z's clock - why?

# Ripple Counter





- Note: each FF is negative-edge triggered


# Ripple Counter



# Ripple Counter with Positive Edge Triggering




# Serial Counter (counting upward)



C <sub>2</sub>	0	0	0	0	1	1	1	1	0	0
C <sub>1</sub>	0	0	1	1	0	0	1	1	0	0
C <sub>0</sub>	0	1	0	1	0	1	0	1	0	1


- Y(t+1) differs from Y(t) only when X(t)=1
- Z(t+1) differs from Z(t) when both X(t)=1 and Y(t)=1
- so Y changes when X (evaluates to TRUE), Z changes when XY (evaluates to TRUE)
- X =  $\bar{X}$ , Y = Y  $\oplus$  X, Z = Z  $\oplus$  XY
- for the jth bit (in a j+1 bit counter), B<sub>j</sub> = B<sub>j</sub>  $\oplus$  B<sub>j-1</sub>B<sub>j-2</sub>...B<sub>1</sub>B<sub>0</sub>

# Serial Adder Circuit



- New Value pushed into A register
- Result pushed into B register
- If Shift Reg holds N bits, SUM starts calculating during Nth cycle (0 is initial cycle)
- Done  $2N$  cycles later ( $3N$  total cycles)

# Serial Adder Circuit Example: 0101 + 0011 = 1000



To time 7, just rolling values into registers by adding with 0's (B output)

Adding starts time 8 with least significant bits

Time	In	A	B	S	C
0	1	"0000"	"0000"	0	0
1	0	"1000"	"0000"	0	0
2	1	"0100"	"0000"	0	0
3	0	"1010"	"0000"	0	0
4	1	"0101"	"0000"	1	0
5	1	"1010"	"1000"	0	0
6	0	"1101"	"0100"	1	0
7	0	"0110"	"1010"	0	0
8	X	"0011"	"0101"	0	1
9	X	"X001"	"0010"	0	1
10	X	"XX00"	"0001"	0	1
11	X	"XXX0"	"0000"	1	0
12	X	"XXXX"	"1000"	0	0


# Programmable Logic Devices

# Programmable Logic Devices

- Programmable logic devices (PLDs)
  - Structured like memories
  - Used to implement combinational logic



(a) Conventional symbol




(b) Array logic symbol

- “X” on array logic means wire connected to logic gate (e.g. above)
- Connections can be either permanent (e.g., fuse, mask) or not (e.g., Flash)

# General PLD architecture

---




Fixed AND, programmable OR = Programmable ROM (PROM)

Programmable AND, fixed OR = Programmable Array Logic (PAL)

Programmable AND, programmable OR = Programmable Logic Array (PLA)


# Programmable ROM (PROM)



Fixed (**X**) AND, programmable (**X**) OR

$$\text{e.g., } E = m_0 + m_1 = \overline{\overline{A}}\overline{\overline{B}}\overline{\overline{C}}\overline{\overline{D}} + \overline{\overline{A}}\overline{\overline{B}}\overline{C}\overline{D}$$


# Programmable Array Logic (PAL)



Choose 2 product terms per function


Programmable (**X**) AND, fixed (**X**) OR

# Programmable Logic Array (PLA)




Programmable (**X**) AND, programmable (**x**) OR

# ROM




# PLA

---



# PLA Example




$$F_1 = \bar{AB} + AC + \bar{ABC}$$


$$F_2 = (AC + BC) \oplus 1 = \overline{AC + BC}$$

# PAL

---



# PAL example



$$F_1 = A\bar{B} + AC + \bar{A}B\bar{C}$$

$$F_2 = \bar{A}\bar{B} + \bar{C}$$

$$F_3 = F_1 + \bar{B}$$