
### **Lime Microsystems Limited**

Surrey Technology Centre Occam Road The Surrey Research Park Guildford, Surrey GU2 7YG United Kingdom





## **LimeSDR-USB**

- FPGA Gateware Description-

Version: 1.0 Last modified: 02/08/2021

## **REVISION HISTORY**

The following table shows the revision history of this document:

Date	Version	Description of Revisions
12/07/2018	1.0	Initial version
29/01/2019	1.1	Updated periphcfg register table 9.
02/08/2021	1.2	Updated Figure 2, Table 2 and chapter 4.6 with clock network changes.

# **Table of Contents**

RE	EVISION HISTORY	2
1	INTRODUCTION	4
2	FPGA GATEWARE FEATURES	5
3	GATEWARE DESCRIPTION	<i>6</i>
3.1	Main block diagram	6
3.2	Clock network	
3.3	Softcore processor – nios_cpu	8
	3.1 Registers of fpgacfg module	11
	3.2 Registers of pllcfg module	15
	.3.3 Registers of tstcfg module	1
5.3		
3.4	FX3 Slave FIFO interface – FX3_slaveFIFO5b	21
J. <del>-</del>	TAS Slave The difficulture TAS_Slave in OSD	
3.5	LMS7002 Receive and transmit interface – rxtx_top	23
	.5.1 Receive interface – rx_path_top	27
3.5	.5.2 Transmit interface – tx_path_top	
3.5	.5.3 Waveform player – wfm_player_top	
3.6	General periphery – general_periph_top	30
	PLL module – pll_top	
3.7		
	Board test module – tst_top	
3.8	Board test module – tst_top	3
4	EXAMPLES	39
4.1	Accessing FPGA registers	39
4.2	Accessing LMS7002M registers	40
4.3	Periphery control	40
1 1	Configuring FDCA DLL module	4.1
4.4	Configuring FPGA PLL module	
	.4.1 KX PLL module - rxpii_top configuration (auto phase shift mode)	
4.4	.7.1 LE module - txpii_top comiguration (auto phase shift mode)	42
4.5	Controlling TX and RX data stream	43
5		
4.6	Using WFM player	44

### 1 Introduction

This document contains functional description of FPGA gateware project suited for LimeSDR-USB board.

**FPGA project** - LimeSDR-USB\_lms7\_trx project can be downloaded from GitHub repository (https://github.com/myriadrf/LimeSDR-USB\_GW).

**Required hardware** – LimeSDR-USB v1.4 board.

**Development software** – project is created with Altera Quartus prime, Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition with Cyclone IV device support. Mentioned software edition is free and can be downloaded from (<a href="https://www.altera.com">https://www.altera.com</a>). Although other Altera Quartus prime software versions supporting Cyclone IV family might work as well but it is recommended to use same version as project was created.

# 2 FPGA gateware features

Gateware contains following features:

- Interface to LMS7002 LimeLight<sup>TM</sup> digital IQ interface in TRXIQ double data rate mode;
- Real time data transfer between PC and LMS7002 chip.
- Connection to FX3 Slave FIFO interface for transferring data through USB3.0.
- TX samples synchronization with RX samples time stamp;
- SPI connection between LMS7002 chip and other on-board devices;
- WFM player which enables to load waveform to external DDR2 memory from USB3.0 host and translate to LMS7002 RXIQ interface.
- Reconfigurable PLL blocks for LMS7002 clocking.
- Internal SPI registers for FPGA control.



## 3 Gateware description

This chapter describes main modules of LimeSDR-USB\_lms7\_trx project.

### 3.1 Main block diagram

Cyclone IV FPGA provides GPIF II interface with FX3 USB3.0 controller. There are two endpoints (EP0F and EP8F) implemented for control data and two endpoints for stream data (EP01 and EP81). Control endpoints are connected to NIOS II softcore processor which provides SPI and I2C communication interfaces for LMS7002M chip, TCXO DAC, ADF4002 phase detector, LM75 temperature sensor. NIOS also provides access to internal SPI configuration registers. Stream endpoints are dedicated for receiving and sending IQ data from/to LMS7002M. **Figure 1** contains top block diagram with main modules. Description of main FPGA instances can be found in **Table 1**.




Figure 1 Top block diagram

**Table 1 Description of main instances** 

Instance	Description
nios_cpu	NIOS II softcore processor with memory registers. Provides periphery control. See <b>3.3 Softcore processor – nios_cpu</b> .
FX3_slaveFIFO5b_top	Provides data transfer between external FX3 SuperSpeed USB 3.0 peripheral controller and FPGA. See <b>3.4 FX3 Slave FIFO interface – FX3_slaveFIFO5b.</b>
rxtx_top	Receive and transmit logic between FPGA and external LMS7002 transceiver. See <b>3.5 LMS7002 Receive and transmit interface –</b> rxtx_top.
general_periph_top	Control module for onboard periphery such as LEDs, GPIO, FAN. See <b>3.6 General periphery – general_periph_top.</b>
pll_top	Module provides required clocks for rxtx_top module. See 3.7 PLL module – pll_top
tst_top	Board test logic to test external DDR2 memory and external clocks. See 3.8 Board test module – tst_top.

## 3.2 Clock network

Figure 2 shows dataflow between main modules and clocking scheme. More details can be found in **Table 2**.




Figure 2 Gateware clock network

Table 2 Clock network description

Clock name	Frequency, MHz	Description
LMS_MCLK1	Configurable	Sample clock from LMS7002M IC. Used as a reference clock for TXPLL.
LMS_MCLK2	Configurable	Sample clock from LMS7002M IC. Used as a reference clock for RXPLL.
LMS_FCLK1	Configurable	Sample clock, LMS7002M IC latches LMS_DIQ1 bus signals using this clock.
LMS_FCLK2	Configurable	Not used
txpll_c1	Configurable	FPGA launches LMS_DIQ1 bus signals using this clock. Used for clocking FPGA TX modules.
rxpll_c1	Configurable	FPGA latches LMS_DIQ2 bus signals using this clock. Used for clocking FPGA RX modules.
LMK_CLK	30.72	Reference clock from LMK00105 clock buffer.
FX3_PCLK	100	FX3 USB3.0 GPIF II interface clock. Also used for DDR2_1 and DDR2_2 memory controller as a reference clock for controller PLL.
SI_CLK0	27	Connected only to tst_top module
SI_CLK1	27	
SI_CLK2	27	

Clock name	Frequency, MHz	Description
SI_CLK3	27	
SI_CLK5	27	
SI_CLK6	27	
SI_CLK7	27	7

## 3.3 Softcore processor – nios\_cpu

**Figure 3** shows block diagram of nios\_cpu module. This module contains softcore ALTERA NIOS II CPU and user accessible configuration registers for other modules. More detailed description can be found in **Table 3**. Module generic parameters are explained in **Table 4** and ports are described in **Table 5**.




Figure 3 nios\_cpu block diagram

Table 3 Description of nios\_cpu instances

Instance	Description
lms_ctr	NIOS II softcore processor instance. Processor constantly monitors input FIFO buffer connected to <i>exfifo_if</i> ports and reads one packet containing 64 bytes. See <b>LMS64C control protocol</b> document for protocol description and command list. NIOS CPU executes received command and writes 64 bytes response packet to FIFO buffer connected to <i>exfifo_of</i> ports.
cfg_top	Wrapper module for SPI configuration registers.
fpgacfg	General configuration 32x16b addressable registers. Address range 0x0000 - 0x001F. See <b>Table 6</b> for register description.
pllcfg	PLL configuration registers. Address range 0x0020 - 0x003F. See <b>Table 7</b> for register description.
tstcfg	Test module configuration registers. Address range 0x0060 - 0x007F. see <b>Table 8</b> for register description.
periphcfg	Peripheral configuration registers. Address range 0x0020 - 0x003F. See <b>Table 9</b> for register description.

Table 4 nios\_cpu module parameters

Parameter	Туре	Default	Description			
Start address of SPI registers						
FPGACFG_START_ADDR	integer	0				
PLLCFG_START_ADDR	integer	32	Start address of SPI register modules. Has to be			
TSTCFG_START_ADDR	integer	64	multiple of 32			
PERIPHCFG_START_ADDR	integer	192				

Table 5 nios\_cpu module ports

table 5 mos_cpu module ports					
Port	Туре	Width	Description		
clk	in	1	Free running clock. 100MHz		
reset_n	in	1	Asynchronous, active low reset		
Control data FIFO					
exfifo_if_d	in	32	External control input FIFO data		
exfifo_if_rd	out	1	External control input FIFO read request		
exfifo_if_rdempty	in	1	External control input FIFO read empty		
exfifo_of_d	out	32	External control output FIFO data		
exfifo_of_wr	out	1	External control output FIFO write request		
exfifo_of_wrfull	in	1	External control output FIFO write full		
			External control output FIFO reset request, active		
exfifo_of_rst	out	1	high		
			SPI 0		
spi_0_MISO	in	1	SPI 0 master input		
spi_0_MOSI	out	1	SPI 0 master output		
spi_0_SCLK	out	1	SPI 0 clock		
			SPI 0 slave select. spi_0_SS_n[0] - connected to		
spi 0 SS n	out	5	LMS7002, spi_0_SS_n[1] - to internal SPI modules		
			SPI 1		
spi_1_MOSI	out	1	SPI 1 master output		

Port	Туре	Width	Description
spi_1_SCLK	out	1	SPI 1 clock
spi 1 SS n	out	2	SPI 1 slave select. spi_1_SS_n[0] - connected to onboard TCXO DAC, spi_1_SS_n[1] - to phase detector ADF4002
			I2C
i2c_scl	inout	1	I2C bus clock, connected to temperature sensor and EEPROM memory.
i2c sda	inout	1	I2C bus data, connected to temperature sensor and EEPROM memory.
		Genera	l purpose I/O
gpi	in	8	Not used
gpo	out	8	gpo[0] - indicates NIOS activity. 0 - Idle, 1 - Busy. gpo[7-1] - not used
		LMS7	002 control
lms_ctr_gpio	out	4	Ims_ctr_gpio[0] - LMS7002 reset. Ims_ctr_gpio[3-1] - not used
		Configur	ation registers
from_fpgacfg	out	512	
to_fpgacfg	in	512	
from_pllcfg	out	512	
to_pllcfg	in	512	lanut/outsut souto from /to CDI configuration
from_tstcfg	out	512	Input/output ports from/to SPI configuration registers
to_tstcfg	in	512	rogiotoro
to_tstcfg_from_rxtx	in	512	
to_periphcfg	in	512	
from_periphcfg	out	512	

## 3.3.1 Registers of fpgacfg module

			of fpgacfg module	T					
Address	Def. value	Bits	Name	Description					
0x0000				Board identification number					
ONOGOO		15-0	Board ID	LimeSDR-USB (Default 000E)					
0x0001				ateware version control					
		15-0	=						
0x0002		15.0		ateware revision control					
		15-0	GW_REV	Gateware revision number					
		15.7		Board version control					
0x0003		15-7 6-4	Reserved	Bill of material version					
		3-0	BOM_VER HW_VER	Hardware version.					
0x0004	0000	15-0	Reserved	Hardware version.					
020004	0000	13-0		selection for TX and RX interfaces					
		15-2	Reserved	Selection for TX and KX interfaces					
		13-2	Reserved	RX clk:					
		1		0 - PLL source ( <b>Default</b> )					
0x0005	0000	•		1 - Direct clock source					
			DRCT_CLK_EN	TX clk:					
		0		0 - PLL source ( <b>Default</b> )					
				1 - Direct clock source					
0x0006	0000	15-0	Reserved						
	Ì			TX MIMO Channel control					
		15-10	Reserved						
				TX ch. 1:					
		9		0 - Disabled					
			CHEN	1 - Enabled ( <b>Default</b> )					
			CH_EN	TX ch. 0:					
		8		0 - Disabled					
0x0007	0303			1 - Enabled ( <b>Default</b> )					
		7-2	Reserved						
				RX ch. 1:					
		1		0 - Disabled					
			CH_EN	1 - Enabled ( <b>Default</b> )					
				RX ch. 0:					
		0		0 - Disabled					
				1 - Enabled ( <b>Default</b> )					
		15 11		DIQ interface control					
		15-11	Reserved DLB_EN	Not wood					
		10	DLD_EN	Not used  Packets synchronization using timestamps:					
		9	SYNCH_DIS	Packets synchronization using timestamps: 0 - Enabled					
		7	STRCII_DIS	1 - Disabled ( <b>Default</b> )					
				MIMO mode:					
		8	MIMO_INT_EN	0 - Disabled					
				1 - Enabled ( <b>Default</b> )					
				TRXIQ_pulse mode:					
		7	TRIQ_PULSE	0 - OFF ( <b>Default</b> )					
0x0008	0102			1 - ON					
				DIQ interface mode:					
		6	DDR_EN	0 - SDR					
				1 - DDR ( <b>Default</b> )					
				Limelight port mode:					
		5	MODE	0 - TRXIQ ( <b>Default</b> )					
				1 - JESD207 (Currently not implemented)					
		4-2	Reserved	<u> </u>					
				Interface sample width selection:					
		1-0	SMPL_WIDTH	"10" - 12bit ( <b>Default</b> )					
	1		I	"01" - Do not use					

Address	Def. value	Bits	Name	Description
				"00" - 16bit
				Packet control
		15-2	Reserved	
0x0009	0003	1	TXPCT_LOSS_CLR	TX packets dropping flag clear: 0 - Normal operation ( <b>Default</b> ) 1 - Rising edge clears flag
		0	SMPL_NR_CLR	Reset timestamp: 0 - Normal operation ( <b>Default</b> ) 1 - Timestamp is cleared
			RY	X and TX module control
		15-10	Reserved	
		9	TX_PTRN_EN	Test pattern on TX: 0 - Disabled ( <b>Default</b> ) 1 - Enabled
0x000A	0000	8	RX_PTRN_EN	Test pattern on RX: 0 - Disabled ( <b>Default</b> ) 1 - Enabled
OXOOOA	0000	7-2	Reserved	1 - Enabled
		1	TX_EN	TX chain: 0 - Disabled ( <b>Default</b> ) 1 - Enabled
		0	RX_EN	RX chain: 0 - Disabled ( <b>Default</b> ) 1 - Enabled
0x000B	0000	15-0	Reserved	
				WFM player control 1
		15-2	Reserved	
0x000C	0003	1	WFM_CH_EN	WFM ch.1: 0 - Disabled 1 - Enabled ( <b>Default</b> )
		0		WFM ch.0: 0 - Disabled 1 - Enabled ( <b>Default</b> )
				WFM player control 2
		15-3	Reserved	WENG 1 CT 1 1
0x000D	0001	2	WFM_LOAD	WFM player file load: 0 to 1 transition starts WFM file loading 0 - WFM file loading disabled ( <b>Default</b> )
		1	WFM_PLAY	WFM player loaded file play enable: 0 - Disabled 1 - Enabled ( <b>Default</b> )
		0	Reserved	
		15.0		WFM player control 3
0x000E	0002	15-2	Reserved WFM_SMPL_WIDTH	WFM player sample width control: "10" - 12bit, ( <b>Default</b> ) "01" - Do not use "00" - 16bit
0x000F	0000	15-0	Reserved	
0x0010	0000	15-0	Reserved	
0x0011	0000	15-0	Reserved	
		15-8 7 6	Reserved SPI_SS7 SPI_SS6	Controlled SPI enable
0x0012	FFFF	5	SPI_SS5	Not used
		3	SPI_SS4	Not used
		2	SPI_SS3 SPI_SS2	1
		1	SPI_SS1	1
		0	SPI_SS0	

Address	Def. value	Bits	Name	Description
				S7002 MISC pin control
		15	Reserved	
		14	LMS2_RXEN	
		13	LMS2_TXEN	
		12	LMS2_TXNRX2	
		11	LMS2_TXNRX1	Not used
		10	LMS2_CORE_LDO_EN	
		9	LMS2_RESET	
		8	LMS2_SS	
		7	Reserved	DV1 1 11
		6	LMS1_RXEN	RX hard enable: 0 - Disabled
		0	LWSI_KAEN	1 - Enabled ( <b>Default</b> )
				TX hard enable:
0x0013	6F6F	5	LMS1_TXEN	0 - Disabled
0x0015	01 01	3	LNGI_IXEN	1 - Enabled ( <b>Default</b> )
				Port 2 mode selection:
		4	LMS1_TXNRX2	0 - TXIQ ( <b>Default</b> )
				1 - RXIQ
				Port 1 mode selection:
		3	LMS1_TXNRX1	0 - TXIQ
			_	1 - RXIQ ( <b>Default</b> )
				Internal LDO control:
		2	LMS1_CORE_LDO_EN	0 - Disabled ( <b>Default</b> )
				1 - Enabled
				Hardware reset:
		1	LMS1_RESET	0 - Reset activated
				1 - Reset inactive ( <b>Default</b> )
		0	LMS1_SS	Not used
0x0014	0000	15-0	Reserved for lms3_4	
0x0015	0000	15-0	Reserved for lms5-6	
0x0016	0000	15-0	Reserved for lms7-8	IO for external periphery
		15-14	Reserved	O for external periphery
		13	GPIO13	
		12	GPIO12	
		11	GPIO11	
		10	GPIO10	Not used
		9	GPIO9	
		8	GPIO8	
		7	GPIO7	
				Ch. B shunt:
		6	GPIO6	0 - Disabled
				1 - Enabled ( <b>Default</b> )
			a== a=	Ch. B attenuator
0x0017	0000	5	GPIO5	0 - Disabled ( <b>Default</b> )
0x0017	0000	5	GPIO5	0 - Disabled ( <b>Default</b> ) 1 - Enabled
0x0017	0000			0 - Disabled ( <b>Default</b> ) 1 - Enabled RF loopback ch. B:
0x0017	0000	5	GPIO5 GPIO4	0 - Disabled ( <b>Default</b> ) 1 - Enabled RF loopback ch. B: 0 - Disabled ( <b>Default</b> )
0x0017	0000	4	GPIO4	0 - Disabled ( <b>Default</b> ) 1 - Enabled RF loopback ch. B: 0 - Disabled ( <b>Default</b> ) 1 - Enabled
0x0017	0000			0 - Disabled ( <b>Default</b> ) 1 - Enabled RF loopback ch. B: 0 - Disabled ( <b>Default</b> ) 1 - Enabled Reserved
0x0017	0000	4	GPIO3	0 - Disabled ( <b>Default</b> ) 1 - Enabled RF loopback ch. B: 0 - Disabled ( <b>Default</b> ) 1 - Enabled Reserved Ch. A shunt:
0x0017	0000	4 3	GPIO4	0 - Disabled ( <b>Default</b> ) 1 - Enabled RF loopback ch. B: 0 - Disabled ( <b>Default</b> ) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled
0x0017	0000	4 3	GPIO3	0 - Disabled ( <b>Default</b> ) 1 - Enabled RF loopback ch. B: 0 - Disabled ( <b>Default</b> ) 1 - Enabled Reserved Ch. A shunt:
0x0017	0000	4 3	GPIO3	0 - Disabled ( <b>Default</b> ) 1 - Enabled RF loopback ch. B: 0 - Disabled ( <b>Default</b> ) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled ( <b>Default</b> )
0x0017	0000	4 3 2	GPIO4 GPIO3 GPIO2	0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) 1 - Enabled (Default) 1 - Enabled
0x0017	0000	4 3 2	GPIO4 GPIO3 GPIO2	0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) The default of
0x0017	0000	4 3 2	GPIO4 GPIO3 GPIO2	0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) The control of
0x0017	0000	4 3 2	GPIO4 GPIO3 GPIO2 GPIO1	0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) The statement of the st

Address	Def. value	Bits	Name	Description
		0	DEV_CTRL0	Not used
0x0019		15-0	Reserved	
				Onboard led control
		15	Reserved	
		14	Reserved	
		13	Reserved	
		12	Reserved	
		11 10	Reserved Reserved	
		9	Reserved	
		8	Reserved	
		7	Reserved	
		6	FPGA_LED2_G	Green LED2 control, do not turn on while red LED2 is on: 0 - OFF ( <b>Default</b> ) 1 - ON
0x001A	0000	5	FPGA_LED2_R	Red LED2 control, do not turn on while green LED2 is on: 0 - OFF ( <b>Default</b> ) 1 - ON
		4	FPGA_LED2_OVRD	LED2 control override: 0 - OFF ( <b>Default</b> ) 1 - ON
		3	Reserved	
		2	FPGA_LED1_G	Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default) 1 - ON
		1	FPGA_LED1_R	Red LED1 control, do not turn on while green LED1 is on: 0 - OFF ( <b>Default</b> ) 1 - ON
		0	FPGA_LED1_OVRD	LED1 control override: 0 - OFF (Default) 1 - ON
		15-8	Reserved	
		7	Reserved	
		6	Reserved	
		5	Reserved	
0x001B	0000	4	Reserved	
		3 2	Reserved Reserved	
		1	Reserved	
		0	Reserved	
		15-3	Reserved	Onboard led control
		2	FX3_LED_G	Green FX3 control, do not turn on while red FX3 is on:  0 - OFF (Default)  1 - ON
0x001C	0000	1	FX3_LED_R	Red FX3 control, do not turn on while green FX3 is on: 0 - OFF ( <b>Default</b> ) 1 - ON
		0	FX3_LED_OVRD	FX3 control override: 0 - OFF ( <b>Default</b> ) 1 - ON
0x001D	0000	15-0	Reserved	
0x001E	0000	15-0	Reserved	
0x001F	0000	15-0	Reserved	

## 3.3.2 Registers of pllcfg module

Table 7 Register description of pllcfg module					
Address	Def.	Bits	Name	Description	
0.0020	value	15.0		 	
0x0020	0000	15-0	Reserved	DY I 6 A.A.A.	
	-	15.4	D1	PLL configuration status	
		15-4	Reserved	A	
		3	AUTO_PHCFG_ERR	Auto phase configuration error status:  0 – no error	
		3	AUTO_FIICFG_ERR	1 – Error	
				Auto phase configuration status:	
		2	AUTO_PHCFG_DONE	0 – Not done	
0x0021	0001	2	ACTO_THEFG_DONE	1 – Done	
				PLL reconfiguration busy status:	
		1	BUSY	0 – Idle	
		•	Desi	1 – Busy	
				PLL configuration status:	
		0	DONE	0 – Not done	
				1 – Done	
				PLL lock status	
		15-2	Reserved		
				RX PLL:	
0x0022	0000	1		0 – No lock	
0x0022	0000		PLL_LOCK	1 – Locked	
			TLL_LOCK	TX PLL:	
		0		0 – No lock	
				1 – Locked	
				PLL control	
		15	Reserved		
				PLL phase configuration mode:	
		14	PHCFG_MODE	0 - Manual	
				1 - AUTO	
		13	PHCFG_UpDn	Phase shift direction:	
				0 - Down	
				1 - Up	
				Counter index for phase shift:	
		10.0	CAME IND	0000 - All output counters	
		12-8	CNT_IND	0001 - M counter	
				0010 - C0 counter	
				0011 - C1 counter PLL index for reconfiguration:	
0x0023	0000			0000 - TX PLL	
		7-3	PLL_IND	0000 - TA FLL 0001 - RX PLL	
				Do not use other index values	
				Reset bit for PLL:	
		2	PLLRST_START	0 - Reset inactive	
				0 to 1 transition triggers reset for PLL with selected index	
				Phase shift start:	
			DUCEC STADE	0 - Phase shift process inactive	
		1	PHCFG_START	0 to 1 - transition triggers phase shift process for PLL with selected	
				indexes	
		]		PLL reconfiguration start:	
		0	PLLCFG_START	0 - Phase shift process inactive	
		0		0 to 1 - transition triggers phase shift process for PLL with selected	
				indexes	
0x0024	0000	15.0	COME DAY A CIT	PLL reconfiguration settings	
		15-0	CNT_PHASE	Counter phase value	
		15	Reserved	Dandwidth setting (Not we-1)	
0x0025	01F0	14-11	PLLCFG_BS	Bandwidth setting (Not used)	
		10-8	CHP_CURR  PLI CEC VCODIV	PLL charge Pump Current (1) PLL VCO division value	
	<u> </u>	7	PLLCFG_VCODIV	FLL VCO division value	

Address	Def. value	Bits	Name	Description
				0 = 2 1 = 1
		6-2	PLLCFG_LF_RES	PLL Loop filter resistance (1)
		1-0	PLLCFG_LF_CAP	PLL Loop filter capacitance (1)
		15-4	Reserved	1 ED Essp Their cupucitance
		3	M_ODDDIV	
0x0026	0001	2	M_BYP	
		1	N_ODDDIV	
		0	N_BYP	
		15	C7_ODDDIV	
		14	C7_BYP	
		13	C6_ODDDIV	
		12	C6_BYP	
		11	C5_ODDDIV	
		10	C5_BYP	
		9	C4_ODDDIV	
0x0027	555A	8 7	C4_BYP	
		6	C3_ODDDIV C3_BYP	
		5	C2_ODDDIV	
		4	C2_BYP	
		3	C1_ODDDIV	
		2	C1_BYP	Counter bypass and odd division control bits (1)
		1	C0_ODDDIV	
		0	C0_BYP	
		15	C15_ODDDIV	
		14	C15_BYP	
		13	C14_ODDDIV	
		12	C14_BYP	
		11	C13_ODDDIV	
		10	C13_BYP	
		9 8	C12_ODDDIV C12_BYP	
0x0028	5555	7	C12_BYP C11_ODDDIV	
		6	C11_BYP	
		5	C10_ODDDIV	
		4	C10_BYP	
		3	C9_ODDDIV	
		2	C9_BYP	
		1	C8_ODDDIV	
		0	C8_BYP	
0x0029		15-0	Reserved	
0x002A	0000	15-8	N_HCNT[15:8]	N counter values (1)
		7-0	N_LCNT[7:0]	
0x002B	0000	15-8	M_HCNT[15:8]	M counter values (1)
0x002C	0000	7-0	M_LCNT[7:0]	
0x002C 0x002D	0000	15-0 15-0	M_FRAC[15:0] M_FRAC[31:16]	M fractional counter values (Only for fractional PLL) (1)
		15-8	C0_HCNT[15:8]	
0x002E	0000	7-0	C0_LCNT[7:0]	C0 counter values (1)
		15-8	C1_HCNT[15:8]	~ (l)
0x002F	0000	7-0	C1_LCNT[7:0]	C1 counter values (1)
0.0020	0000	15-8	C2_HCNT[15:8]	C2
0x0030	0000	7-0	C2_LCNT[7:0]	C2counter values (1)
0x0031	0000	15-8	C3_HCNT[15:8]	C3 counter values (1)
0.00031	0000	7-0	C3_LCNT[7:0]	C5 counter values
0x0032	0000	15-8	C4_HCNT[15:8]	C4 counter values (1)
5/10052	3000	7-0	C4_LCNT[7:0]	
0x0033	0000	15-8	C5_HCNT[15:8]	C5 counter values (1)
		7-0	C5_LCNT[7:0]	
0x0034	0000	15-8	C6_HCNT[15:8]	C6 counter values (1)

Address	Def.	Bits	Name	Description			
	value						
		7-0	C6_LCNT[7:0]				
0x0035	0000	15-8	C7_HCNT[15:8]	C7 counter values (1)			
0.0033	0000	7-0	C7_LCNT[7:0]	C7 counter values			
0x0036	0036 0000	15-8	C8_HCNT[15:8]	C8 counter values (1)			
0x0030	0000	7-0	C8_LCNT[7:0]	Co counter values **			
0v0027	0x0037 0000	0000	0000	0000	15-8	C9_HCNT[15:8]	C9 counter values (1)
0x0037		7-0	C9_LCNT[7:0]	C9 counter values **			
0x0038		15-0	Reserved				
0x0039		15-0	Reserved				
0x003A		15-0	Reserved	Reserved for C10-C15 counter values			
0x003B		15-0	Reserved	Reserved for C10-C13 counter values			
0x003C		15-0	Reserved				
0x003D		15-0	Reserved				
0x003E	OFFE			Auto phase shift options			
UXUU3E	0FFF		AUTO_PHCFG_SMPLS	Samples to compare in auto phase shift mode			
0x003F	0002	11 : .:	AUTO_PHCFG_STEP	Step size for auto phase			

Note 1: For detailed description see "Cyclone IV Device Handbook", Chapter 5. Clock Networks and PLLs in Cyclone IV Devices.

## 3.3.3 Registers of tstcfg module

Table 8 Register description of tstcfg module

Address	Def. value	Bits	Type	Name	Description					
	value	SPI signature								
0.0060	0000	15-8		Reserved						
0x0060	00F0	7-4	R	SPI_SIGN_REZULT	Inverted bits from SPI_SIGN register					
		3-0	R/W	SPI SIGN	SPI module test register.					
		Test enable								
		15-6		Reserved						
					DDR2_2 memory test:					
		5	R/W	DDR2_2_TST_EN	0 - Disabled ( <b>Default</b> )					
					1 - Enabled					
					DDR2_2 memory test:					
		4	R/W	DDR2_1_TST_EN	0 - Disabled ( <b>Default</b> )					
					1 - Enabled					
					Phase detector test:					
		3	R/W	ADF_TST_EN	0 - Disabled ( <b>Default</b> )					
0x0061	0000				1 - Enabled					
					VCTCXO test:					
		2	R/W	VCTCXO_TST_EN	0 - Disabled ( <b>Default</b> )					
					1 - Enabled					
					Si5351C clock test:					
		1	R/W	Si5351C_TST_EN	0 - Disabled ( <b>Default</b> )					
					1 - Enabled					
					FX3 PCLK clock test:					
		0 R/W	FX3_PCLK_TST_EN	0 - Disabled ( <b>Default</b> )						
					1 - Enabled					
0x0062				Reserved						
				Eri	ror insertion					
		15-6		Reserved						
					DDR2_2 insert error to memory test:					
		5	R/W	DDR2_2_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )					
0x0063	0000				1 - Enabled					
					DDR2_1 insert error to memory test:					
		4	R/W	DDR2_1_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )					
					1 - Enabled					
		3	R/W	ADF_TST_FRC_ERR	Insert error to phase detector test:					

Address	Def. value	Bits	Type	Name	Description
	value				0 - Disabled ( <b>Default</b> )
					1 - Enabled
					Insert error to VCTCXO test:
		2	R/W	VCTCXO_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
		_		VOI 6110_151_1110_E1LL	1 - Enabled
					Insert error to Si5351C clock test:
		1	R/W	Si5351C_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
					1 - Enabled
					Insert error to FX3 PCLK clock test:
		0	R/W	FX3_PCLK_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
					1 - Enabled
0x0064				Reserved	
					Test status
		15-6		Reserved	
					DDR2_2 test status:
		5	R	DDR2_2_TST_CMPLT	0 - Not completed
					1 - Completed
					DDR2_1test status:
		4	R	DDR2_1_TST_CMPLT	0 - Not completed
					1 - Completed
					Phase detector test status:
0x0065	0000	3	R	ADF_TST_CMPLT	0 - Not completed
0.00003	0000				1 - Completed
					VCTCXO test status:
		2	R	VCTCXO_TST_CMPLT	0 - Not completed
					1 - Completed
		1	R	Si5351C_TST_CMPLT	Si5351C clock test status:
					0 - Not completed
					1 - Completed
			<b>4</b> ,		FX3 PCLK clock test status:
		0	R	FX3_PCLK_TST_CMPLT	0 - Not completed
0.0055					1 - Completed
0x0066				Reserved	The state of the s
		15.6		I p	Test results
		15-6		Reserved	DDD2 2 to t month.
		_	n n	DDD2 2 TCT DEZ	DDR2_2 test result: 0 - Fail
		5	R	DDR2_2_TST_REZ	0 - Fall 1 - Pass
					DDR2_1 test result:
0x0067	0000	4	R	DDR2 1 TST REZ	0 - Fail
0x0007	0000	4	K	DDR2_1_131_REZ	1 - Pass
		3	R	ADF_TST_REZ	Not used
		2	R	VCTCXO_TST_REZ	Not used
1		1	R	Si5351C_TST_REZ	Not used
1	]	0	R	FX3 PCLK TST REZ	Not used
<u> </u>		J	1 10		k test counter values
0x0068	<del>                                     </del>			Reserved	ic country values
0x0069		1	R	FX3_CLK_CNT	FX3 PCLK clock counter value
0x0069 0x006A			R	Si5351C_CLK0_CNT	Si5351C CLK0 counter value
0x006B		1	R	Si5351C_CLK1_CNT	Si5351C CLK0 counter value
0x006C			R	Si5351C_CLK2_CNT	Si5351C CLK1 counter value
0x006D	<del> </del>		R	Si5351C_CLK2_CNT	Si5351C CLK2 counter value
0x006E			1	Reserved	21222TC CFV2 COMULE ANIME
0x006F	<del> </del>		R	Si5351C_CLK5_CNT	Si5351C CLK5 counter value
	<del> </del>	1			
0x0070	<del> </del>	1	R R	Si5351C_CLK6_CNT	Si5351C CLK6 counter value
0x0071	<del>                                     </del>		R	Si5351C_CLK7_CNT	Si5351C CLK7 counter value
0x0072 0x0073	<del>                                     </del>		R R	LMK_CLK_CNT_L	LMK clock counter value
	<del> </del>	1		LMK_CLK_CNT_H	ADE transition count value
0x0074	<del>                                     </del>	1	R	ADF_CNT	ADF transition count value
0x0075		1		Reserved	

Address	Def. value	Bits	Type	Name	Description			
					detailed test results 1			
		15-3		Reserved				
				DDR2_1_TST_FAIL	DDR2_1 test result:			
		2	2 R		0 - Test not completed			
					1 - Fail			
0x0076					DDR2_1 test result:			
		1	R	DDR2_1_TST_PASS	0 - Test not completed			
					1 - Pass			
					DDR2_1 test result:			
		0	R	DDR2_1_TST_CMPLT	0 - Test not completed			
					1 - Test complete			
			ı	DDR2_1	detailed test results 2			
0x0077					DDR2_1 data [15:0] bus pas not fail per bit:			
		15-0	R	DDR2_1_PNF_PER_BIT_L	0 - Fail			
					1 - Pass			
			ı	DDR2_1	detailed test results 3			
0x0078					DDR2_1 data [31:16] bus pas not fail per bit:			
		15-0	R	DDR2_1_PNF_PER_BIT_H	0 - Fail			
					1 - Pass			
0x0079								
			ı	DDR2_2 detailed test results 1				
		15-3		Reserved  DDR2_2_TST_FAIL				
			_		DDR2_2 test result:			
		2	R		0 - Test not completed			
0.007.4					1 - Fail			
0x007A	0	D	DDDA A FGT DAGG	DDR2_2 test result:				
		1	R	DDR2_2_TST_PASS	0 - Test not completed			
				DDR2_2_TST_CMPLT	1 - Pass DDR2_2 test result:			
		0	R		0 - Test not completed			
		U	K		1 - Test complete			
				DDD2.2.	detailed test results 2			
				DDR2_2	DDR2_2 data [15:0] bus pas not fail per bit:			
0x007B		15-0	R	DDR2_2_PNF_PER_BIT_L	0 - Fail			
		13-0	K	DDRZ_Z_FNF_FER_BIT_L	1 - Pass			
				DDP2 2.	detailed test results 3			
				DDR2_2 (	DDR2_2 data [31:16] bus pas not fail per bit:			
0x007C		15-0	R	DDR2_2_PNF_PER_BIT_H	0 - Fail			
		13-0 K		DDRZ_Z_ITT_I EK_DII_II	1 - Pass			
				TX	test pattern 1			
0x007D	AAAA	15-0	R/W	TX_TST_I	TX test pattern I sample value			
		10 0	7.7.1.		A test pattern 2			
0x007E	5555	15-0	R/W	TX_TST_Q	TX test pattern Q sample value			
0x007F		15-0	1	Reserved				
0.000/1	1	15-0		reserved				

## 3.3.4 Registers of periphcfg module

Table 9 Register description of periphcfg module

Address	Def. value	Bits	Type	Name	Description
				В	oard GPIO control 1
		15-8		Reserved	
0x00C0	FFFF	7-0	R/W	BOARD GPIO OVRD	GPIO control override (each bit controls coresponding GPIO):  0 - Dedicated function
		, 0	10 11	20/110_0 / 12	1 - Ovverided by user ( <b>Default</b> )
0x00C1		15-0		Reserved for GPIO	
0x00C2	0000			В	oard GPIO control 2
0x00C2	0000	15-8		Reserved	

					GPIO read value (each from coresponding GPIO):
		7-0	R	BOARD_GPIO_RD	0 - Low level
					1 - High level
0x00C3		15-0		Reserved for GPIO	
					Board GPIO control 3
		15-8		Reserved	
0x00C4	0000			BOARD_GPIO_DIR	Onboard GPIO direction (each bit controls coresponding GPIO):  0 - Input ( <b>Default</b> )  1 - Output
0x00C5		15-0		Reserved for GPIO	1 Guiput
0x00C3		13 0			Board GPIO control 4
		15-8		Reserved	Don't GITO CONTOLL
0x00C6	0000	7-0	R/W	BOARD_GPIO_VAL	GPIO output value (each bit controls coresponding GPIO):  0 - Low level  1 - High level
0x00C7		15-0		Reserved for GPIO	1 High level
ONOUC!		15-2		Reserved	
		13 2		Reserved	MUXOUT output of ADF4002 phase detector
		1	R		0 - no lock
0x00C8	0000	•			1 - locked to external reference clock
0.0000	0000			PERIPH_INPUT_RD_0	OS output of LM75 temperature sensor
		0	R		0 - temperature is below 55 °C
		U	IX.		1 - temperature is above 55 °C
0x00C9	0000	15-0		PERIPH_INPUT_RD_1	Not used
0x00CA	0000	15-0		Reserved	Not used
0x00CA 0x00CB		15-0		Reserved	
ОЛООСЬ		13-0			oard peripheral control 1
		15-1		D.	Not used
0x00CC	0000	13 1			Fan control override:
0.10000		0	R/W	PERIPH_OUTPUT_OVRD_0	0 - Dedicated function ( <b>Default</b> )
			22, 11		1 - User controlled
				Bo	pard peripheral control 1
		15-1			Not used
0x00CD	0000				
		0	R/W	PERIPH_OUTPUT_VAL_0	Fan control pin:
		0	R/W	PERIPH_OUTPUT_VAL_0	
0x00CE	0000	0 15-0	R/W		Fan control pin: 0 - OFF ( <b>Default</b> )
0x00CE 0x00CF	0000		R/W	PERIPH_OUTPUT_VAL_0  PERIPH_OUTPUT_OVRD_1  PERIPH_OUTPUT_VAL_1	Fan control pin: 0 - OFF ( <b>Default</b> ) 1- ON
		15-0	R/W	PERIPH_OUTPUT_OVRD_1	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF		15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0		15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1		15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1 0x00D2		15-0 15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved Reserved Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1 0x00D2 0x00D3		15-0 15-0 15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved Reserved Reserved Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1 0x00D2 0x00D3 0x00D4		15-0 15-0 15-0 15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved Reserved Reserved Reserved Reserved Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1 0x00D2 0x00D3 0x00D4 0x00D5 0x00D6 0x00D7		15-0 15-0 15-0 15-0 15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1 0x00D2 0x00D3 0x00D4 0x00D5 0x00D6 0x00D7 0x00D8		15-0 15-0 15-0 15-0 15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1 0x00D2 0x00D3 0x00D4 0x00D5 0x00D6 0x00D7 0x00D8 0x00D9		15-0 15-0 15-0 15-0 15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1 0x00D2 0x00D3 0x00D4 0x00D5 0x00D6 0x00D7 0x00D8 0x00D9 0x00DA		15-0 15-0 15-0 15-0 15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1 0x00D2 0x00D3 0x00D4 0x00D5 0x00D6 0x00D7 0x00D8 0x00D9 0x00DA		15-0 15-0 15-0 15-0 15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1 0x00D2 0x00D3 0x00D4 0x00D5 0x00D6 0x00D7 0x00D8 0x00D9 0x00DA 0x00DB 0x00DB		15-0 15-0 15-0 15-0 15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1 0x00D2 0x00D3 0x00D4 0x00D5 0x00D6 0x00D7 0x00D8 0x00D9 0x00DA 0x00DB 0x00DB		15-0 15-0 15-0 15-0 15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used
0x00CF 0x00D0 0x00D1 0x00D2 0x00D3 0x00D4 0x00D5 0x00D6 0x00D7 0x00D8 0x00D9 0x00DA 0x00DB 0x00DB		15-0 15-0 15-0 15-0 15-0 15-0 15-0 15-0	R/W	PERIPH_OUTPUT_OVRD_1 PERIPH_OUTPUT_VAL_1 Reserved	Fan control pin: 0 - OFF (Default) 1- ON Not used

### 3.4 FX3 Slave FIFO interface – FX3\_slaveFIFO5b

Provides data transfer between external FX3 SuperSpeed USB 3.0 peripheral controller and FPGA trough GPIF II interface (See <a href="http://www.cypress.com/part/cyusb3014-bzxi">http://www.cypress.com/part/cyusb3014-bzxi</a> for documentation).

All data exchange between slaveFIFO5b module and other FPGA logic is done through FIFO buffers. Module slaveFIFO5b constantly monitors GPIF II status flags and all FIFO buffers. For example, internal logic writes IQ stream packets containing 4kB data to FIFO buffer through EP81 ports. Once slave FIFO5b module detects that EP81 FIFO buffers contains 4kB data and GPIF II flags indicate that FX3 controller is ready, all data is read from FIFO buffer and written to FX3 controller trough GPIF interface.




Figure 4 FX3\_slaveFIFO5b block diagram

Table 10 Description of FX3 slaveFIFO5b instances

able to Description of 176_Buver if Goo instances						
Instance	Description					
SlaveFIFO5b	Provides data transfer between GPIF II interface and internal FIFO buffers.					
fifo_inst (EP81)	Stream endpoint FIFO buffer of 16kB size.					
fifo_inst (EP01_0)	Stream endpoint FIFO buffer of 4kB size.					
fifo_inst (EP01_1)	Stream endpoint FIFO buffer of 4kB size.					
fifo_inst (EP8F)	Control endpoint FIFO buffer of 1kB size.					
fifo_inst (EP0F)	Control endpoint FIFO buffer of 0.5kB size.					

Table 11 FX3 slaveFIFO5b module parameters

Parameter	Туре	Default	Description		
Start address of SPI registers					
dev_family	string	Cyclone IV E	Device family name		
data_width	integer	32	GPIF II interface data width		
	Stream, socket 0, (PC->FPGA)				

Parameter	Type	Default	Description
			EP01_0 FIFO read used words size (29-1= 256
EP01_0_rdusedw_width	integer	9	words)
EP01_0_rwidth	integer	128	EP01_0 FIFO read word size
			EP01_1 FIFO read used words size (211-1 = 1024
EP01_1_rdusedw_width	integer	11	words)
EP01_1_rwidth	integer	32	EP01_1 FIFO read word size
	Strea	am, socket 2	2, (FPGA->PC)
			EP81 FIFO write used words size (2 <sup>12-1</sup> = 2048
EP81_wrusedw_width	integer	12	words)
EP81_wwidth	integer	64	EP81 FIFO write word size
	Cont	rol, socket	1, (PC->FPGA)
			EP0F FIFO read used words size (28-1= 128
EPOF_rdusedw_width	integer	8	words)
EPOF_rwidth	integer	32	EP0F FIFO read word size
	Cont	rol, socket	3, (FPGA->PC)
			EP8F FIFO write used words size (29-1 = 256
EP8F_wrusedw_width	integer	9	words)
EP8F_wwidth	integer	32	EP8F FIFO write word size

Table 12 FX3\_slaveFIFO5B module ports

Port	Туре	Width	Description	
reset n	in	1	Reset active low	
clk	in	1	Clock 100 Mhz	
usb_speed	in	1	USB speed select 0 - USB2.0, 1-USB3.0.	
		FX3 GPIF II interface		
slcs	out	1	Chip select	
fdata	inout	32	Data	
faddr	out	5	FIFO address	
slrd	out	1	Read select	
sloe	out	1	Output enable	
slwr	out	1	Write select	
flaga	in	1		
flagb	in	1		
flagc	in	1	Not used in	
flagd	in	1	Not used in	
pktend	out	1 Packet end		
EPSWITCH	out	1	Not used	
		EP01 buffer select		
EP01_sel	in	1	0 - EP01_0, 1 - EP01_1	
	Strea	m endpoint FIFO 0 (PC->F	PGA)	
EP01_0_rdclk	in	1	Read clock	
EP01_0_aclrn	in	1 Asynchronous clear, active low		
EP01_0_rd	in	1 Read request		
EP01_0_rdata	out	EP01_0_rwidth Read data		
EP01_0_rempty	out	1 Read empty		
EP01_0_rdusedw	out	EP01_0_rdusedw_width		
Stream endpoint FIFO 1 (PC->FPGA)				

Port		Type	Width	Description
EP01	1_rdclk	in	1	Read clock
EP01	1_aclrn	in	1 Asynchronous clear, active low	
EP01	_1_rd	in	1	Read request
EP01	1_rdata	out	EP01_1_rwidth	Read data
EP01	1_rempty	out	1	Read empty
EP01	_1_rdusedw	out	EP01_1_rdusedw_width	Red used words
		Stre	am endpoint FIFO (FPGA-	>PC)
EP81	wclk	in	1	Write clock
EP81	aclrn	in	1	Asynchronous clear, active low
EP81	wr	in	1	Write request
EP81	_wdata	in	EP81_wwidth	Write data
EP81	_wfull	out	1 Write full	
EP81	wrusedw	out	EP81_wrusedw_width	Write used words
		Con	trol endpoint FIFO (PC->FI	PGA)
EPOF	rdclk	in	1	Read clock
EPOF	_aclrn	in	1 Asynchronous clear, active low	
EPOF	_rd	in	1 Read request	
EPOF	rdata	out	EP0F_rwidth Read data	
EPOF	rempty	out	1	Read empty
		Con	trol endpoint FIFO (FPGA-	>PC)
EP8F	_wclk	in	1	Write clock
EP8F	aclrn	in	1 Asynchronous clear, active low	
EP8F	wr	in	1 Write request	
EP8F	wdata	in	EP8F_wwidth   Write data	
EP8F	wfull	out	1 Write full	
			Status	
GPIF	_busy	out	1	std_logic

# 3.5 LMS7002 Receive and transmit interface – rxtx\_top

Main function of rxtx\_top module is for receive and transmit IQ samples from/to LMS7002 chip and provide IQ sample synchronization. See **Figure 5** for block diagram and **Table 13** for instance description.




Figure 5 rxtx\_top block diagram

Table 13 Description of rxtx\_top instances

Instance	Description
tx_path_top	Transmit logic. See <b>3.5.2 Transmit interface</b> – <b>tx_path_top</b> .
wfm_player	Waveform player for LMS_DIQ1 interface
txiqmux	Mux for tx_path_top and wfm_player modules
rx_path_top	Receive logic. See 3.5.1 Receive interface – rx_path_top.

Table 14 rxtx\_top parameters description

Parameter	Type	Default	Description	
		Cyclone		
DEV_FAMILY	string	IV E	Device family	
	T.	X paramete	ers	
TX_IQ_WIDTH	integer	12	TX IQ sample width	
TX_N_BUFF	integer	4	TX number of buffers, 2,4 valid values	
TX_IN_PCT_SIZE	integer	4096	TX packet size in bytes	
TX_IN_PCT_HDR_SIZE	integer	16	TX packet header size in bytes	
TX_IN_PCT_DATA_W	integer	128	TX packet read data width	
TX_IN_PCT_RDUSEDW_W	integer	11	TX packet read used words width	
TX_OUT_PCT_DATA_W	integer	64	TX output packet data width	
RX parameters				
RX_IQ_WIDTH	integer	12	RX IQ sample width	
			Clock invert option on LMS_DIQ2	
RX_INVERT_INPUT_CLOCKS	string	ON	interface	
			RX sample buffer read used words width.	
RX_SMPL_BUFF_RDUSEDW_W	integer	11	Words=2 <sup>11-1</sup>	
			RX packet buffer read used words width.	
RX_PCT_BUFF_WRUSEDW_W	integer	12	Words=2 <sup>12-1</sup>	

Parameter	Туре	Default	Description			
	WFM					
WFM_IN_PCT_DATA_W	integer	32	WFM in packet read data width			
WFM_IN_PCT_RDUSEDW_W	integer	11	WFM in packet read used words width. Words= 2 <sup>11-1</sup>			
	DDR2 c	ontroller pa	rameters			
WFM_CNTRL_RATE	integer	1	1 - full rate, 2 - half rate			
WFM_CNTRL_BUS_SIZE	integer	16	DDR2 memory data width			
WFM_ADDR_SIZE	integer	25	DDR2 memory address width			
WFM_LCL_BUS_SIZE	integer	64	DDR2 controller local data bus size			
WFM_LCL_BURST_LENGTH	integer	2	DDR2 controller local burst length			
	WFM player parameters					
			WFM in FIFO buffer write used words			
WFM_WFM_INFIFO_SIZE	integer	12	width. Words= 2 <sup>12-1</sup>			
WFM_DATA_WIDTH	integer	32	WFM data width			
WFM_IQ_WIDTH	integer	12	WFM IQ sample width			

Port	Туре	Width	Description			
Configuration memory ports						
from fpgacfg	in	t_FROM_FPGACFG;				
to tstcfg from rxtx	out	t_TO_TSTCFG_FROM_RXTX; Configuration registe				
from tstcfg	in	t_FROM_TSTCFG;				
_		TX path				
tx_clk	in	1	TX interface clock			
			TX interface reset, active			
tx_clk_reset_n	in	1	low			
			TX packet loss flag, 0 - No			
tx pct loss flg	out	1	packet loss, 1 - Packet lost.			
tx_pct_loss_rig	Out	1	TX transmit flag. 0 - No			
			transmission, 1 - TX is			
tx txant en	out	1	transmitting samples			
		TX interface data				
tx_DIQ	out	TX_IQ_WIDTH	TX samples			
tx_fsync	out	1	TX sync signal			
		TX FIFO read ports				
			TX packet buffer reset			
tx_in_pct_reset_n_req	out	1	request, active low			
h.,	at	1	TX packet buffer read			
tx_in_pct_rdreq	out in		request			
tx_in_pct_data	ın	TX_IN_PCT_DATA_W	TX packet buffer read data TX packet buffer read			
tx in pct rdempty	in	1	empty			
			TX packet buffer read used			
tx_in_pct_rdusedw	in	TX_IN_PCT_RDUSEDW_W	words			
WFM Player						
			Reference clock for DDR2			
wfm_pll_ref_clk	in	1	controller			
wfm_pll_ref_clk_reset_ n	in	1	Reset for DDR2 controller, active low.			
11	IN		DDR2 controller local			
wfm phy clk	out	1	interface clock output			
		WFM FIFO read ports	- Tr			
			WFM packet buffer reset			
wfm_in_pct_reset_n_req	out	1	request, active low			
			WFM packet buffer read			
wfm_in_pct_rdreq	out	1	request WFM packet buffer read			
wfm in pct data	in	WFM_IN_PCT_DATA_W	data			
III poo daed		VI W_HA_I OI_DAIA_VV	WFM packet buffer read			
wfm in pct rdempty	in	1	empty			
			WFM packet buffer read			
wfm_in_pct_rdusedw	in	WFM_IN_PCT_RDUSEDW_W	used words			
	DDF	R2 external memory signals				
wfm_mem_odt	out	1				
wfm_mem_cs_n	out	1				
wfm_mem_cke	out	1	External memory interface			
wfm_mem_addr	out	13				
wfm_mem_ba	out	3				

1 -	1 .	1	1
wfm_mem_ras_n	out	1	
wfm_mem_cas_n	out	1	
wfm_mem_we_n	out	1	
wfm_mem_dm	out	2	
wfm_mem_clk	inout	1	
wfm_mem_clk_n	inout	1	
wfm_mem_dq	inout	16	
wfm_mem_dqs	inout	2	
		RX path	
rx clk	in	1	RX interface clock
			RX interface reset, active
rx_clk_reset_n	in	1	low
		Rx interface data	
rx DIQ	in	RX_IQ_WIDTH	RX IQ samples
rx fsync	in	1	RX IQ sync signal
		Packet fifo ports	•
			RX packet buffer reset
<pre>rx_pct_fifo_aclrn_req</pre>	out	1	request, active low
		RX_PCT_BUFF_WRUSEDW_	RX packet buffer write
rx_pct_fifo_wusedw	in	W	used words
			RX packet buffer write
rx_pct_fifo_wrreq	out	1	request
rx_pct_fifo_wdata	out	64	RX packet buffer write data
		Sample compare	
			RX interface sample
			compare. 0 - disabled, 1-
rx_smpl_cmp_start	in	1	enabled
		10	RX interface number of
rx_smpl_cmp_length	in	16	samples to compare.
			RX interface sample compare done. 0 - not
rx smpl cmp done	out	1	done, 1-done
TY_SIIIbT_CIIIb_dotte	out		RX interface sample
			compare status. 0 - no
rx smpl cmp err	out	1	error, 1 - error
	Out		31131, 1 31131

## 3.5.1 Receive interface – rx\_path\_top

Once rx\_path\_top **Figure 6** is enabled diq2fifo and data2packets modules starts continuously packing IQ samples into 4kB packets. For packet structure see <u>Stream protocol</u> document.

Packets are written to 16kB EP81 FIFO buffer to maintain continuous data flow in short periods when USB3.0 host cannot accept data. If USB3.0 host halts data transfer for longer time period and four packets are buffered into 16kB buffer, FIFO full condition arises and other packets are dropped. When host starts to receive data after FIFO full condition, host should expect to receive those four buffered packets.

Module rx\_path\_top provides two 64bit sample counters. One is for TX logic – tx\_path\_top. TX logic uses this counter to synchronize transmitted LMS\_DQ1 samples with received LMS\_DIQ2 samples. Other is used for LMS\_DI2 samples packing into 4kB packets.

When rx\_path\_top is enabled diq2fifo module starts to collect IQ samples from LMS\_DIQ2 bus, collected samples are written to FIFO buffer and each write enables smpl\_cnt:inst4 module to increase its counter value. This means that counter value increases in same continuous rate as IQ sample rate.

Module smpl\_cnt:inst3 is used for LMS\_DI2 samples packing into 4kB packets. Module data2packets reads IQ samples in bursts from FIFO buffer, each read enables smpl\_cnt:inst3 module to increase its counter value. One read burst fills one 4kB packet and there are some idle cycles between bursts.




Figure 6 rx\_path\_top block diagram

700 1 1 1 1 T		41	4	•	1 1
Table 15	rx	path	top	inctance	description

Instance	Description
diq2fifo	Captures IQ samples and writes to FIFO buffer.
fifo_inst	FIFO buffer for storing samples.
data2packets	Module for packing IQ samples to 4kB packets.
smpl_cnt:inst3	Sample counter for tx_path_top.
smpl_cnt:inst4	Sample counter for data2packets module.

#### 3.5.2 Transmit interface – tx\_path\_top

Transmit module tx\_path\_top reads IQ samples from EP01\_0 FIFO buffer packed in 4kB packets. Packet header (see <a href="Stream protocol">Stream protocol</a> document) contains sample number (or so-called time stamp) at which packet should be transmitted.

By using sample numbers from rx\_path\_top and received sample numbers in packet header transmitted IQ samples can be synchronized with received IQ samples.

Module p2d\_wr\_fsm separates packet header and payload. Packet payload is written into one of four 4kB FIFO buffers located in packets2data module and packet header is stored in p2d\_rd module. This module can work in two modes:

- Synchronization enabled module compares received sample number from packet header and sample number from rx\_path\_top. When sample number from received packet is equal to sample number of rx\_path\_top module (this means that it is time to send TX packet), read process begins and IQ samples are transmitted to LMS\_DIQ1 interface. When sample number from received packet is greater than sample number of rx\_path\_top module (this means that received packet should be sent after some time) p2d\_rd waits until those sample number will be equal. When sample number from received packet is less than sample number of rx\_path\_top module (this means that packet arrived to late) corresponding FIFO buffer is cleared.
- **Synchronization disabled** module does not compare sample numbers and every received packet is transmitted to LMS DIQ1 interface.

Block diagram can be found in **Figure 7** and instance description in **Table 16**.




Figure 7 tx\_path\_top block diagram

Table 16 tx path top instance description

Instance	Description
packets2data_top	Wrapper file
packets2data	Wrapper file
p2d_wr_fsm	Module reads packets from EP01_0 buffer and places to one of the 4kB FIFO buffers in increasing order and stores corresponding sample number from packet header.
p2d_rd	Module checks one of the FIFO buffers if it is filled with samples in increasing order. When buffer is ready depending on received sample number from packet header and sample number from rx_path_top module buffer can be cleared or IQ sample reading begins.
fifo_inst	FIFO buffer
fifo2diq	Module reads samples from FIFO buffer and writes to LMS_DIQ1 interface.
sync_fifo_rw	Dual clock FIFO buffer for clock domain crossing.

Instance	Description
bit_unpack_64	Depending on mode selection samples are unpacked (see Stream
	protocol document).

### 3.5.3 Waveform player – wfm\_player\_top

Waveform player – wfm\_player\_top can be used to load waveform from EP01\_1 endpoint to external DDR2 memory and played back to LMS\_DIQ1 interface. Samples can be loaded using 4kB packets (see <u>Stream protocol</u> document). External memory can store 128MB of data. Block diagram can be found in **Figure 8**.

When loading waveform for LMS\_DIQ1 channels (MIMO mode) waveforms should be same length.




Figure 8 wfm\_player\_top block diagram

Table 17 wfm player top instance description

Instance	Description
wfm_player	Waveform player instance, reads IQ packets from EP01_1 FIFO buffer
	and writes to DDR2_ctrl module.
DDR2_ctrl	External DDR2 memory controller.
decompress	Decompress IQ samples.
rd_tx_fifo	Reads decompressed samples and writes to LMS_DIQ1 interface.

## 3.6 General periphery – general\_periph\_top

General periphery - general\_periph\_top module is responsible for controlling on board periphery such as LED, GPIO and Fan, default functions can be found in **Table 18**. Also default function can be overridden by internal registers see chapter **3.3 Softcore processor – nios cpu**.

Table 18 Default functions of LEDS, GPIO and fan

Schematic name	Board label	Туре	Description
FPGA_LED1	FPGA1	Clock status	Blinking indicates presence of TCXO clock. Colour indicates status of FPGA PLLs that are used for LMS digital interface clocking: Green – both PLLs are locked; Red/Green – at least one PLL is not locked.

Schematic				
name	Board label	Type	Description	
			No light – TCXO is controlled from DAC	
			Red – TCXO is controlled from phase detector	
			and is not locked to external reference clock	
		TCXO control	Green – TCXO is controlled from phase detector	
FPGA_LED2	FPGA2	mode	and is locked to external reference clock	
			USB3.0 (FX3) controller, slave FIFO (GPIF)	
			interface module and NIOS CPU activity	
			indication:	
FX3_LED	FX3	USB activity	Green – idle, Red – busy.	
			Indicates when TX is transmitting IQ samples. 0 –	
FPGA_GPIO0			not transmitting, 1 – transmitting.	
			Indicates RXPLL lock status. 0 – no lock, 1 -	
FPGA_GPIO1			locked	
			Indicates TXPLL lock status. 0 – no lock, 1 -	
FPGA_GPIO2			locked	
			Indicates TX packet loss, 0 – no loss, 1 – packet	
FPGA_GPIO3			lost.	
FPGA_GPIO4				
FPGA_GPIO5				
FPGA_GPIO6			-	
FPGA_GPIO7	FPGA_GPIO		-	
			Fan control pin. Connected to LM75_OS	
FAN_CTRL	FAN		temperature sensor pin.	

Block diagram can be found in **Figure 9**, instances are described in **Table 19**. See **Table 20** and **Table 21** for module parameters and port description.




Figure 9 Module general\_periph\_top block diagram

**Table 19 Module instance description** 

Instance	Description
alive	Basic counter to implement blinking on led1.
FPGA_LED1_cntrl	Led1 control module, for showing clock status
FPGA_LED2_cntrl	Led2 control module, for showing TCXO control mode
FX3_LED_cntrl	Led3 control module, for USB and NIOS CPU activity.
periphcfg	SPI register instance, provides control for gpio_ctrl instance and fan.
gpio_ctrl	GPIO control instance

Table 20 Module general\_periph\_top parameters

Parameter	Туре	Default	Description
DEV_FAMILY	string	"CYCLONE IV E"	FPGA device family name
N_GPIO	integer	8	Number of GPIO used

Table 21 Module general\_periph\_top input and output port description

Port	Type	Width	Description
clk	in	1	Free running clock

Port	Туре	Width	Description				
reset_n	in	1	Asynchronous, active low reset				
SPIregisters(Default address range 0x00C0-0x00DF)							
periphcfg_maddress	in	10	Address of SPI slave registers				
periphcfg_sdin	in	1	SPI slave datain				
periphcfg_sclk	in	1	SPI slave clock				
periphcfg sen	in	1	SPI slave select				
periphcfg sdout	out	1	SPI slave dataout				
	LED1(C	clock and	d PLL lock status)				
led1_pll1_locked	in	1	Lock status from PLL1				
led1 pll2 locked	in	1	Lock status from PLL2				
			led1_ctrl[0]-manual LED control enable;				
led1 ctrl	in	3	<pre>led1_ctrl[1] -red LED enable in manual mode;</pre>				
			led1_ctr1[2]-green LED enable in manual				
			mode;				
led1_g	out	1	Output to dual colour LED1 pin				
led1_r	out	1	Output to dual colour LED1 pin				
	LEI	D2 (TCXO	control status)				
led2_clk	in	1	Clock from SPI master connected to DAC and ADF				
led2_adf_muxout	in	1	Multiplexer output from ADF4002				
led2_dac_ss	in	1	DAC slave select				
led2_adf_ss	in	1	ADF slave select				
			<pre>led2_ctrl[0]-manual LED control enable;</pre>				
led2 ctrl	in	3	<pre>led2_ctrl[1]-red LED enable in manual mode;</pre>				
ieuz_ctii	""	3	led2_ctrl[2]-green LED enable in manual				
			mode;				
led2_g	out	1	Output to dual colour LED2 pin				
led2_r	out	1	Output to dual colour LED2 pin				
	LED3	3(FX3 and	d NIOS CPU busy)				
led3_g_in	in	1	Green LED input				
led3_r_in	in	1	Red LED input				
			<pre>led3 ctrl[0]-manual LED control enable;</pre>				
10d2 at x1	in	3	led3 ctrl[1]-red LED enable in manual mode;				
led3_ctrl	in	J	Led3 ctrl[2]-green LED enable in manual				
			mode;				
led3_hw_ver	in	4	Hardware version input pins				
led3_g	out	1	Output to dual colour LED3 pin				
led3_r	out	1	Output to dual colour LED3 pin				
	GPIO						
gpio_dir	in	N_GPIO	GPIO direction control, 0 – input, 1 – output				
gpio_out_val	in	N_GPIO	GPIO output value when direction is set to output				
gpio_rd_val	out	N_GPIO	GPIO input value when direction is set to input				
gpio	inout	N_GPIO	Connected to GPIO pins				
		Fan					
fan_sens_in	in	1	From temperature sensor				
fan_ctrl_out	out	1	To Fan control output				
			·				

## 3.7 PLL module - pll\_top

PLL module – pll\_top (**Figure 10**) provides required clock sources for LM7002 RX and TX digital interfaces. Inside this module there are two dynamically reconfigurable PLL instances **Figure 11**.

Clock frequency and phase relationship can be changed while FPGA is in user mode. Instance description can be found in **Table 22**.




Figure 10 PLL module - pll\_top




Figure 11 tx\_pll\_top/rx\_pll\_top modules

Table 22. pll\_top module instance description

Instance	Description
pllcfg_top	PLL configuration control module
tx_pll_top	PLL dedicated for TX interface
rx_pll_top	PLL dedicated for RX interface

Table 23. pll\_top module parameters

Parameter	Туре	Default	Description			
N_PLL	integer	2				
TX PLL parameters						
TXPLL_BANDWIDTH_TYPE	string	"AUTO"	PLL bandwidth setting			

Parameter	Type Default		Description	
			PLL c0 output division	
TXPLL_CLKO_DIVIDE_BY	natural	1	factor	
TXPLL_CLKO_DUTY_CYCLE	natural	50	PLL c0 output duty cycle	
			PLL c0 multiplication	
TXPLL_CLKO_MULTIPLY_BY	natural	1	factor	
			PLL c0 phase shift setting	
TXPLL_CLKO_PHASE_SHIFT	string	"0"	in degrees	
			PLL c1 output division	
TXPLL_CLK1_DIVIDE_BY	natural	1	factor	
TXPLL_CLK1_DUTY_CYCLE	natural	50	PLL c1 output duty cycle	
			PLL c1 multiplication	
TXPLL_CLK1_MULTIPLY_BY	natural	1	factor	
			PLL c0 phase shift setting	
TXPLL_CLK1_PHASE_SHIFT	string	"0"	in degrees	
			Specifies for which PLL	
			output delay compensation	
TXPLL_COMPENSATE_CLOCK	string	"CLK1"	is done	
			TX PLL input frequency	
TXPLL_INCLKO_INPUT_FREQUENCY	natural	6250	period in ps	
TXPLL_INTENDED_DEVICE_FAMILY	string	"Cyclone IV E"	FPGA device family	
		"SOURCE_	PLL compensation mode	
TXPLL_OPERATION_MODE	string	SYNCHRONOUS"	setting	
			PLL memory initialization	
TXPLL_SCAN_CHAIN_MIF_FILE	string	"ip/txpll/pll.mif"	file location	
			Number of logic cells in c0	
			TX PLL output when PLL is	
TXPLL_DRCT_C0_NDLY	integer	1	bypassed	
			Number of logic cells in	
			TX PLL c1 output when	
TXPLL_DRCT_C1_NDLY	integer	2	PLL is bypassed	
	RX PLL pa	rameters		
RXPLL_BANDWIDTH_TYPE	string	"AUTO"	PLL bandwidth setting	
			PLL c0 output division	
RXPLL_CLKO_DIVIDE_BY	natural	1 50	factor	
RXPLL_CLK0_DUTY_CYCLE	natural	50	PLL c0 output duty cycle	
DADIT GINO MILELDIA DA		4	PLL c0 multiplication	
RXPLL_CLKO_MULTIPLY_BY	natural	1	factor	
DADIT GINO DINGE GILLE	atria a	"0"	PLL c0 phase shift setting	
RXPLL_CLK0_PHASE_SHIFT	string	U	in degrees	
DVDII CIVI DIVIDE DV	notural	4	PLL c1 output division	
RXPLL CLK1 DIVIDE BY	natural	1 50	factor	
RXPLL_CLK1_DUTY_CYCLE	natural	<u> </u>	PLL c1 output duty cycle PLL c1 multiplication	
RXPLL CLK1 MULTIPLY BY	natural	1	factor	
WITH CHAILMANTIENT DI	natural	I	PLL c0 phase shift setting	
RXPLL CLK1 PHASE SHIFT	string	"0"	in degrees	
WITH CHAT HASE SHIFT	Juniy	U	Specifies for which PLL	
			output delay compensation	
RXPLL COMPENSATE CLOCK	string	"CLK1"	is done	
TALL DI COM DIVOTTE CHOCK	Juniy	OLIVI	RX PLL input frequency	
RXPLL INCLKO INPUT FREQUENCY	natural	6250	period in ps	
RXPLL INTENDED DEVICE FAMILY	string	"Cyclone IV E"	FPGA device family	
IVIT TH THIRD TO DEATOR TANITH	Juniy	Cyclotte IV L	11 OA device family	

Parameter	Type	Default	Description
		"SOURCE_	PLL compensation mode
RXPLL_OPERATION_MODE	string	SYNCHRONOUS"	setting
			PLL memory initialization
RXPLL_SCAN_CHAIN_MIF_FILE	string	"ip/pll/pll.mif"	file location
			Number of logic cells in
			RX PLL c0 output when
RXPLL_DRCT_C0_NDLY	integer	1	PLL is bypassed
			Number of logic cells in
			RX PLL c1 output when
RXPLL DRCT C1 NDLY	integer	2	PLL is bypassed

Table 24 pll\_top port description

ble 24 pll_top port description							
Port	Type	Width	Description				
TX PLL ports							
txpll_inclk	in	1	PLL input clock from LMS_MCLK1 pin				
txpll_reconfig_clk	in	1	Free running clock, used for PLL reconfiguration.				
txpll_logic_reset_n	in	1	PLL logic active low reset.				
txpll_c0	out	1	TX PLL c0 output clock				
txpll_c1	out	1	TX PLL c1 output clock (phase shifted version of c0)				
txpll_locked	out	1	TX PLL lock status. Outputs high level vhen PLL is locked				
txpll smpl cmp en	out	1	Sample compare enable. Used in auto phase searching mode.				
txpll_smpl_cmp_done	in	1	Sample compare done indication. Used in auto phase searching mode.				
txpll_smpl_cmp_error	in	1	Sample compare error status. Used in auto phase searching mode.				
txpll_smpl_cmp_cnt	out	16	Number of samples to be checked. Used in auto phase searching mode				
		R	X PLL ports				
rxpll_inclk	in	1	PLL input clock from LMS_MCLK2 pin				
rxpll_reconfig_clk	in	1	Free running clock, used for PLL reconfiguration.				
rxpll_logic_reset_n	in	1	PLL logic active low reset.				
rxpll_c0	out	1	RX PLL c0 output clock				
rxpll_c1	out	1	RX PLL c1 output clock (phase shifted version of c0)				
rxpll_locked	out	1	RX PLL lock status. Outputs high level vhen PLL is locked				
rxpll smpl cmp en	out	1	Sample compare enable. Used in auto phase searching mode.				
rxpll_smpl_cmp_done	in	1	Sample compare done indication. Used in auto phase searching mode.				
rxpll_smpl_cmp_error	in	1	Sample compare error status. Used in auto phase searching mode.				
rxpll_smpl_cmp_cnt	out	16	Number of samples to be checked. Used in auto phase searching mode				
			pllcfg ports				
pllcfg_in	in	1					
pllcfg_out	out	1	Configuration register bus				

## 3.8 Board test module – tst\_top

Board test module – tst\_top **Figure 12** is used to test clock inputs and DDR2 memory. Separate tests can be enabled and results can be read from internal registers see **3.3.3 Registers of tstcfg module**. Module port description can be found in **Table 25**.




Figure 12 tst\_top block diagram

Table 25 t	tst_top	module	port descr	iption
------------	---------	--------	------------	--------

Port	Туре	Width	Description
FX3_clk	in	1	100MHz reference clock
reset_n	in	1	Reset, active low
		Clock inputs	
Si5351C_clk_0	in	1	
Si5351C_clk_1	in	1	
Si5351C_clk_2	in	1	Clask inputs form slask
Si5351C_clk_3	in	1	Clock inputs form clock generator Si5351C
Si5351C_clk_5	in	1	generator 3133316
Si5351C_clk_6	in	1	
Si5351C_clk_7	in	1	
LMK_CLK	in	1	Clock buffer
ADF_MUXOUT	in	1	Phase detector mux output
	DDR2	external memory signa	als
mem_pllref_clk	in	1	
mem_odt	out	1	
mem_cs_n	out	1	
mem_cke	out	11_	
mem_addr	out	13	External memory interface
mem_ba	out	3	External memory interface
mem_ras_n	out	1	
mem_cas_n	out	1	
mem_we_n	out	1	
mem_dm	out	2	

mem_clk	inout	1	
mem_clk_n	inout	1	
mem_dq	inout	16	
mem_dqs	inout	2	
	То	configuration memory	
to_tstcfg	out	t_TO_TSTCFG	
from_tstcfg	in	t_FROM_TSTCFG	Configuration bus



## 4 Examples

In this chapter various examples can be found on how to use gateware.

## 4.1 Accessing FPGA registers

Internal FPGA registers can be accessed using USB3.0 host via EP0F and EP8F endpoints. See **LMS64C\_protocol** document for protocol structure and description of commands used in examples. See chapter **3.3 Softcore processor – nios\_cpu** for internal FPGA register description.

**Read** – 64byte packet containing request command "CMD\_BRDSPI16\_RD" has to be sent to EP0F endpoint and 64 bytes response packet has to be read from EP8F endpoint. Read example reads 0x0000 address Board\_ID register value, which is 0x000E for LimeSDR-USB board.

Request – USB3.0 writes 64B to EP0F:

Addres	S
0000	56 00 01 00 00 00 00 00 00 00 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00
Response – US	SB3.0 host reads 64B from EP8F:
Addres	S
0000	56 01 01 00 00 00 00 00 00 00 0E 00 00 00 00

0000	56 01 01 00 00 00 00 00 00 00 0E 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00

**Write** – 64byte packet containing request command "CMD\_BRDSPI16\_WR" has to be sent to EP0F endpoint and 64 bytes response packet has to be read from EP8F endpoint. Write example writes 0x1234 value to 0x00DF address. This register is currently reserved and has no dedicated function.

Request – USB3.0 writes 64B to EP0F:

Address		
0000	55 00 01 0	0 00 00 00 00 00 DF 12 34 00 00 00 00
0010	00 00 00 0	0 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 0	0 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 0	0 00 00 00 00 00 00 00 00 00 00 00 00
Response – USB3.0	) host reads 64	4B from EP8F:
Address		
0000	55 O1 O1 O	0.00.00.00.00.00.00.00.00.00.00.00

0000	55 01 01 00 00 00 00 00 00 00 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00

### 4.2 Accessing LMS7002M registers

Configuration memory which is inside LMS7002M can be accessed using USB3.0 host via EP0F and EP8F endpoints. See **LMS64C\_protocol** document for protocol structure and description of commands used in examples. Registers map of LMS7002M can be found in <u>LMS7002M – Multi-Band</u>, Multi-Standard MIMO, Programming and Calibration Guide.

**Read** – 64byte packet containing request command "CMD\_LMS7002\_RD" has to be sent to EP0F endpoint and 64 bytes response packet has to be read from EP8F endpoint. Read example reads 0x0020 address register value, which is 0xFFFF by default.

Request – USB3.0 writes 64B to EP0F:

```
Address
  0000
        22 00 01 00 00 00 00 00 00 20 00 00 00 00 00 00
  0010
        0020
        0030
Response – USB3.0 host reads 64B from EP8F:
  Address
  0000
        22 01 01 00 00 00 00 00 00 00 FF FF 00 00 00 00
  0010
        0020
  0030
```

**Write** – 64byte packet containing request command "CMD\_LMS7002\_WR" has to be sent to EP0F endpoint and 64 bytes response packet has to be read from EP8F endpoint. Write example writes 0xE4E4 value to 0x0024 address.

```
Request – USB3.0 writes 64B to EP0F:
```

```
Address
  0000
      21 00 01 00 00 00 00 00 00 24 E4 E4 00 00 00 00
  0010
      0020
      0030
Response – USB3.0 host reads 64B from EP8F:
  Address
  0000
      0010
      0020
      0030
```

## 4.3 Periphery control

**LED control -** modify FPGA register as showed in **Table 26** to turn on and change colour of FPGA LED2.

Table 26 FPGA\_LED2 control example

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	001A	0010	Override FPGA_LED2 control
2	WR	001A	0030	Turn on FPGA_LED2_R (red is on, green - off)
3	WR	001A	0050	Turn on FPGA_LED2_G (green is on, red - off)

## 4.4 Configuring FPGA PLL module

To configure PLLs of pll\_top module LMS7002M chip has to be already configured and valid clock sources provided to LMS\_MCLK1 (connected to txpll\_top module) and LMS\_MCLK2 (connected to rxpll\_top module) pins. For LMS7002M chip configuration see chapter 4.2 Accessing LMS7002M registers.

Configuration of pll\_top module can be done by accessing FPGA registers see chapter **4.1** Accessing FPGA registers. For register description see chapter **3.3 Softcore processor** – nios\_cpu.

PLL output frequency Fout can be calculated using following equation:

$$F_{ref} = \frac{F_{in}}{N} \qquad (1); \qquad F_{VCO} = F_{ref} * M \qquad (2); \qquad F_{out} = \frac{F_{VCO}}{C} \qquad (3);$$

where  $F_{ref}$  - PLL reference frequency,  $F_{VCO}$  - VCO frequency,  $F_{OUT}$  - Output frequency. See Cyclone IV datasheet for allowed frequency ranges.

### 4.4.1 RX PLL module - rxpll\_top configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 20MHz clock on LMS\_MCLK2 pin and LMS\_DIQ2 interface outputs constant IQ values (I=0xAAA, Q=0x555). See **Table 27** for configuration sequence.

Table 27 rxpll\_top configuration sequence in auto phase shift mode

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	0005	0000	Turn off direct clocking
2	WR	0025	01F0	Set PLL parameters
	VVIX	0023	8000	Set PLL index to 1 and rest bits to zero
3	WR	0023	8000	Set PLL index to 1 and rest bits to zero

N	CMD	Address (HEX)	Value (HEX)	Description
		0026	000A	N, M division bypass and odd division values. N, M division is not bypassed, odd division values enabled
		002A	0201	N, count value = 0x02 + 0x01 = 0x03 (3 DEC)
		002B	6261	M count value = 0x62 + 0x61 = 0xC3 (195 DEC)
		002E	2120	C0 count value = 0x21 + 0x20 = 0x41 (65 DEC)
		002F	2120	C1 count value = $0x21 + 0x20 = 0x41$ (65 DEC)
		0027	555a	Counter C0-C7 bypass and odd division control bits. C0 and C1 not bypassed, others bypassed. C0 and C1 odd division values enabled, others not enabled.
		0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
		0023	0009	Trigger reconfiguration for PLL index 1.
		0023	6308	Release PLL reconfiguration bit, set PLL index - 1, cnt index - 3, phase shift - up, phase shift mode - auto
4	WR	0024	0207	Phase shift value = 0x0207 (519 DEC), represents 360 degrees (range in which auto phase shift is executed)
		0023	630a	Trigger auto phase shift for PLL index 1, cnt index 3, phase shift - up, phase shift mode - auto
5	RD	0021		Read PLL configuration status register and wait for configuration done (0x0005)
6	WR	0023	6308	Release PLL phase shift bit, set PLL index - 1, cnt index - 3, phase shift - up, phase shift mode - auto

### 4.4.2 TX PLL module - txpll\_top configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 20MHz clock on LMS\_MCLK1-2 pins, LimeLight digital loopback is enabled and FPGA rxpll\_top module is already configured. See **Table 28** for configuration sequence.

Table 28 txpll\_top configuration sequence in auto phase shift mode

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0200	Enable TX test pattern

N	CMD	Address (HEX)	Value (HEX)	Description
2	WR	0005	0000	Turn off direct clocking
3	WR	0025	01F0	Set PLL parameters
3	VVIX	0023	0000	Set PLL index to 0 and rest bits to zero
		0023	0000	Set PLL index to 0 and rest bits to zero
		0026	000A	N, M division bypass and odd division values. N, M division is not bypassed, odd division values enabled
		0002A	0201	N, count value = 0x02 + 0x01 = 0x03 (3 DEC)
		002B	6261	M count value = $0x62 + 0x61 = 0xC3$ (195 DEC)
		002E	2120	C0 count value = $0x21 + 0x20 = 0x41$ (65 DEC)
4	WR	002F	2120	C1 count value = $0x21 + 0x20 = 0x41$ (65 DEC)
		0027	555a	Counter C0-C7 bypass and odd division control bits. C0 and C1 not bypassed, others bypassed. C0 and C1 odd division values enabled, others not enabled.
		0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
		0023	0001	Trigger reconfiguration for PLL index 0.
		0023	6300	Release PLL reconfiguration bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto
5	WR	0024	0207	Phase shift value = 0x0207 (519 DEC), represents 360 degrees (range in which auto phase shift is executed)
		0023	6302	Trigger auto phase shift for PLL index 0, cnt index 3, phase shift - up, phase shift mode - auto
6	RD	0021		Read PLL configuration status register and wait for configuration done (0x0005)
7	WR	0023	6300	Release PLL phase shift bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto

## 4.5 Controlling TX and RX data stream

Data stream can be enabled when LMS7002M chip and FPGA PLL modules are configured. See chapters **4.2 Accessing LMS7002M registers** and **4.4 Configuring FPGA PLL module.** 

To enable TX and RX data stream – follow FPGA register write sequence described in Table 29.

Table 29 enabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream
2	WR	0009	0000	Clear packet loss and reset timestamp bits.
3	WR	0009	0003	Clear packet loss flag and reset timestamp.
4	WR	0009	0000	Clear packet loss and reset timestamp bits.
5				Reset USB3.0 EP01 end EP81 endpoints (Use CMD_STREAM_RST command)
6	WR	0008	102	Set sample width -12, mode - TRXIQ, DDR - enabled, TRXIQ_PULSE mode - disabled, packet synchronization - enabled
7	WR	0007	0001	Set active channels - 1
8	WR	000A	0001	Start stream

To disable TX and RX data stream – follow FPGA register write sequence described in Table 30.

Table 30 disabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream

# 4.6 Using WFM player

WFM player requires that on-board FX3 SuperSpeed USB 3.0 IC has to be configured to output 100MHz clock on FX3\_PCLK output and LMS7002M has to be configured. See **Table 31** for data loading sequence.

Table 31 WFM data loading

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000C	0003	Enable both channels
2	WR	000E	0002	Set sample width to 16bit mode
4	WR	000D	0006	Enable WFM loading
5				Load WFM data to EP01 endpoint
6	WR	000D	0002	Disable WFM loading, start playing file