Notes: 1) Active Low Signals Names end in B or _B 2) PCI Edge Connector P1 is keyed as 3.3V ONLY 3) +IOV for PCI edge connector is wired to 3.3V 4) Ref. Sheet 6: PCIe CEM Spec, Pg. 56 footnotes: - By default the PETpx and PETnx pins shall be connected to the PCI Express transmitter differential pair on the system board, and the PCI Express receiver pair on the add-in card - By default the PERpx and PERnx pins shall be connected to the PCI Express receiver differential pair on the system board, and the PCI Express transmitter pair on the add-in card ML555 Engineering Rev04 (4th eng. spin) will be Production Rev01 for customer Release ML555 PCB: Latest Schematics Revision: Xilinx Rev01_10-30-06 SCHEM, ML555 PCIE PCI PCI-X PCB, 1280389 Xilinx PCB Schematic Number: 0381219 0381219 01 WN BY
DAVID NAYLOR 10-30-2006_10:43 4







































































