

Notes:

- 1) Active Low Signals Names end in B or _B
- 2) PCI Edge Connector P1 is keyed as 3.3V ONLY
- 3) +IOV for PCI edge connector is wired to 3.3V
- 4) Ref. Sheet 6:

PCIe CEM Spec, Pg. 56 footnotes:

- By default the PETpx and PETnx pins shall be connected to the PCI Express transmitter differential pair on the system board, and the PCI Express receiver pair on the add-in card
- By default the PERpx and PERnx pins shall be connected to the PCI Express receiver differential pair on the system board, and the PCI Express transmitter pair on the add-in card

ML555 Engineering Rev04 (4th eng. spin) will be
Production Rev01 for customer Release

ML555 PCB:

Latest Schematics Revision:

Rev01_10-30-06

Xilinx PCB Schematic Number:


0381219


Xilinx			
TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280389			
SIZE	DWG NO	REV	
C	0381219	01	
SCALE	SHEET	1 of 37	10-30-2006_10:43

- 1.ML555 Schematic Sheet Cover Page
- 2.ML555 Schematic SheetList (this page)
- 3.P1a PCI/PCI-X 3.3V Edge Connector, 32-bit portion
- 4.P1b PCI/PCI-X 3.3V Edge Connector, 64-bit extension
- 5.PCI/PCI-X P1 FPGA I/F, 3.0V Banks 11, 13, 15
- 6.PCIE Edge Conn.P13,PCIE I/F MGT's X0Y0,X0Y1,X0Y2,X0Y3
- 7.MGT X0Y0,X0Y1,X0Y2,X0Y3 Power & Filtering
- 8.SFP1(J3), SFP2(J4) Optical I/F Connectors
- 9.MGTX0Y4 SFP1&2 I/F,U2 Clock Mux
- 10.J5 SATAConn,MGTX0Y5 SATA I/F,J6-J9SMAConns,U3 Clock Mux
- 11.Y1 Osc. 125MHz LVDS, U11 Clock Mux
- 12.U1 Platform Flash,P5JTAG Conn,Y2 Osc 33MHz CMOS, U2 PCI Clk Buffer
- 13.U6 CPLD, Reset&Prog Push-Buttons
- 14.Banks18,19 P32,P33 GPIO Samtec Connectors
- 15.Banks 1, 2 PF I/F, GPIO I/F, USB I/F
- 16.Bank3 GCLK I/F, misc. CLK I/F,Y2 Osc. 200MHz LVPECL, J10&J11 Clk.SMA
- 17.J15,J16 2x32 EPHY BERG HEADERS,J1 USB-B Conn, U5 USB I/F
- 18.Bank12 BERG EPHY I/F, Bank20 BERG HDR,U6 CPLD I/F
- 19.J2 200-pin 1.8V DDR2 SODIMM Socket
- 20.DDR2 Memory Termination Resistors
- 21.Banks 17 and 21 DDR2 SODIMM Socket I/F
- 22.Banks 4 and 22 DDR2 SODIMM Socket I/F
- 23.Bank0 JTAG and Mode I/F
- 24.U8 Clock Synthesizer 1 - Memory I/F
- 25.U7 Clock Synthesizer 2 - SATA and SFP I/F
- 26.FPGA Power Connections: VCCINT 1.0V, VCCAUX 2.5V, GND
- 27.Unused MGT's XC5VLX110T
- 28.Unused XC5VLX110T Banks 5, 6, 23, 25
- 29.Voltage Regulators VR1,VR2,VR3
- 30.Voltage Regulators VR4,U12,U13,U14
- 31.MGT Voltage Regulators VR5, VR6, VR7
- 32.Decoupling Caps: 12V, 5V, 3.3V
- 33.Decoupling Caps: 2.5V Vccaux, 2.5V Vcco
- 34.Decoupling Caps: 1.8V DDR2 Mem, 0.9V DDR2 Term
- 35.Decoupling Caps: 3.0V PCI, 1.0V Vccint
- 36.ML555 Voltage Regulator Topology
- 37.ML555 Block Diagram


ML555 Schematic Sheet List


<h1 style="text-align: center;">Xilinx</h1>			
<p>TITLE</p> <p style="text-align: center;">SCHEM, ML555</p> <p style="text-align: center;">PCIE PCI PCI-X PCB,1280389</p>			
<p>SIZE</p> <p style="text-align: center;">C</p>	<p>DWG NO</p> <p style="text-align: center;">0381219</p>	<p>REV</p> <p style="text-align: center;">01</p>	
<p>SCALE</p>	<p>SHEET</p> <p style="text-align: center;">2</p>	<p>of</p> <p style="text-align: center;">37</p>	<p style="text-align: center;">8-30-2006_8:06</p>





PCI EDGE CONNECTOR 3.3V 64-bit EXTENSION









MGT X0Y0,X0Y1,X0Y2,X0Y3 Power Blocks

Xilinx

TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280389			
SIZE	DWG NO	REV	
C	0381219	01	
SCALE	SHEET	of	REV
	7	37	10-6-2006_8:52





IN1 pulled down
From Sheet11 R42/43

From Sheet11 U11

SFP_MGT_CLKSEL not wired to FPGA
U2 used as clock buffer only

Clock Mux:

Sel: Q0 Out:
0 LVDS_125M (default)
1 IN1 tied to static levels via p/u & p/d resistors

to SFP1&2 Sheet8

To Bank3 GCLK Sheet16

MGT X0Y4 SFP I/F & Power Block

Xilinx

SCHEM, ML555

PCIE PCI PCI-X PCB,1280389

0381219

01

DAVID NAYLOR

SCALE


SHEET

9

of

37

6-6-2006_10:29



open end of conn
which receives SATA plug

SMA TX and RX

SMA_GTPCLK X0Y3 Sheet6

Xilinx

SCHEM, ML555

PCIE PCI PCI-X PCB,1280389

0381219

01

DAVID NAYLOR

9-6-2006_15:09

From Sheet25 U7

From Sheet11 U11

SATA_MGT_CLKSEL wired to FPGA

Bank1 pin K14 Sheet 16


To Bank3 GCLK Sheet16

Clock Mux:

Sel: Q0 Out:
0 LVDS_125M
1 LVDSCLKMOD2 (default)

SATA Conn,4xSMA,MGT X0Y5 & Power Block

125.0000MHz Epson EG2121CA-125.0000M-LHPAB



Note:
R445 100ohm parallel term for LVDS (R447/R448 50 ohm are DNA)
R447,R448 50 ohm to GND for LVPECL (R445 is DNA)


Clock Mux:

- Sel: Q0 Out:
- 0 LVDS_125M (default)
- 1 IN1 tied to static levels via p/u & p/d resistors

125MHz Osc Y1 & LVDS Clock Mux U11
200MHz Osc Y3 LVPECL


Xilinx			
TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280389			
SIZE	DWG NO	REV	
C	0381219	01	
SCALE	SHEET	of	DATE
	11	37	6-6-2006_10:30

Platform Flash, JTAG I/F



Loop=JTAG P5=>LX50T U10=>CPLD U6=>PF0 U1=>PF1 U15=>JTAG P5

P5 2mm JTAG conn. is Xilinx Parallel
Cable IV or Platform USB Cable compatible



P2 Jump	Function	Mode SW	Comment
1 - 2	Master SelectMAP	2 1 0	FPGA CCLK drives Flash CLKIN
1 - 2 3 - 4	Slave SelectMAP	1 1 0	OSC drives both FPGA CCLK and Flash CLKIN
1 - 3 5 - 6	Slave SelectMAP	1 1 0	OSC drives Flash CLKIN and Flash CLKOUT drives FPGA CCLK

Platform Flash Clock Select

Xilinx

TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280389			
SIZE	DWG NO	REV	
C	0381219	01	
SCALE	SHEET	of	9-8-2006_14:28
	12	37	

DRAWN BY
DAVID NAYLOR

6

5

4

3

2

1

D

D

C

C


B

B


A

A

To Sheet6 U16





CPLD Inputs



JTAG U6 Bypass P39
1-2 & 3-4 = PF U6 in chain
2-3 PF U6 bypassed

1.8V CPLD




Dynamic Reconfig. CPLD

Xilinx


TITLE				SCHEM, ML555			
				PCIE PCI PCI-X PCB,1280389			
SIZE	DWG NO	0381219				REV	01
C							
SCALE	SHEET	13	of	37	9-12-2006_12:22		

DRAWN BY
DAVID NAYLOR



GPIO1_[21:02] P32 <=> Bank19
GPIO1_[23,22,01,00] P32 <=> Bank1

GPIO2_[21:02] P33 <=> Bank18
GPIO2_[23,22,01,00] P33 <=> Bank2




Bank19

U10
FPGA1
SVLX50T
FF1136

VCCO_19_H31
VCCO_19_E30
VCCO_19_J28

VCC2V5



Bank18

U10
FPGA1
SVLX50T
FF1136


VCCO_18_AB9
VCCO_18_W8
VCCO_18_AC6



VCC2V5

Xilinx


SCHEM, ML555
PCIE PCI PCI-X PCB,1280389

GPIO - 2xQSE SamtecDP Connector






Xilinx			
TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280389			
SIZE	DWG NO	REV	
C	0381219	01	
SCALE	SHEET	of	REV
	17	37	9-6-2006_11:43






121 pin interface

MT4HTF6464HY-53E 512MB



For DQS, ODT active on the memory module




For DQS, FPGA will implement DIFF_SSTL18_II


DDR-2 SODIMM Terminations


xilinx


PCIE PCI PCI-X PCB,1280389

SIZE	DWG NO	0381219	REV	01
SCALE		SHEET 20 of 37 5-30-2006_18:44		










Programmable ICS "Clock_1" 31.25MHz - 700MHz

Xilinx

TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280389			
SIZE	DWG NO	REV	
C	0381219	01	
SCALE	SHEET	of	REV
	24	37	


8-31-2006_16:25






FPGA Core Power, and GND

Xilinx				
TITLE				
SCHEM, ML555				
PCIE PCI PCI-X PCB,1280389				
SIZE	DWG NO	0381219		REV
C				01
SCALE	SHEET	26	of 37	5-30-2006 18:44








```
PCIe 12.0V @ 5.5A (75W Slot)
PCIe 3.3V @ 3.0A (75W Slot)
```

PCIe 3.3V @ 3.0A (75W Slot)

PCI 3.3V @ 7.6A (25W Slot)

PCI 3.3V @ 7.6A (25W Slot)




Power Regulators - Sheet 1

TITLE	SCHEM, ML555
PCIE PCI PCI-X PCB,1280389	


SIZE	DWG NO	REV
C	0381219	01

SCALE	SHEET	of	10-4-2006_11:33
	29	37	


2.5089V @5A
U12 2.5V Vccaux




3.0214V @5A
U14 3.0V PCI_VCC



2.5089V @5A
U13 2.5V Vcco



3.0V input
to FPGA Vccint
1.0V @ 6A




Bus Mode	SW8 Position	VCCNIT_1V0 via VR4 from
PCIe	2	U14 PCI_VCC 3.0V Regulator
PCI/PCI-X	1	PCI Bus 3.3V

VR4 PTH03000 3.3Vin-to-1.0Vout (Vccint)
U12 TPS75501 5Vin-to-2.5Vout (Vccaux)
U13 TPS75501 5Vin-to-2.5Vout (Vcco)
U14 TPS75501 5Vin-to-3.0Vout (PCI_VCC)

1Vx4A=4W
4W/3V=1.33A

Xilinx



Power Regulators - Sheet 3

5VLX50T MGT Supply#1/3

AVTTX 1.2V - 150mA per MGT = 1.8A

AVTTRX 1.2V - 100mA per MGT = 1.2A

VVTTRXC 1.2V - 50mA per MGT = 0.5A

on same regulator

5VLX50T MGT Supply#2/3

AVCCPLL 1.2V - 150mA per MGT = 1.8A


5VLX50T MGT Supply#3/3

AVCC 1.0V - 150mA per MGT = 1.8A


Xilinx

TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280389			
SIZE	DWG NO	REV	
C	0381219	01	
SCALE	SHEET	of	REV
	31	37	9-6-2006_11:46


+12V from PCIe Edge Conn P13



5V VR1 Output + PCI Edge Conn P1



PCIe/PCI Edge +3.3V



Decoupling CAPS Page 1:


Decoupling CAPS for PCI Edge Conn.:

+12V(PCIe) , +5V(PCI) , +3.3V(both)

Xilinx

TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280389			
SIZE	DWG NO	REV	
C	0381219	01	
SCALE	SHEET	of	8-29-2006_17:41
	32	37	

DRAWN BY
DAVID NAYLOR



2.5V Regulator Vccaux

6V Kemet T520V336M006ATE040



2.5V Regulator Vcco

6.0V Kemet T520B476M006ATE070

Additional LX110T decoupling
deleted, not enough room on ML555

Reference Sheet 1, Note 4:
PCIe CEM Spec, Pg. 56 footnotes:
MGTs X0Y0,X0Y1,X0Y2,X0Y3 PCIe
8-Lane Edge Connector I/F




Decoupling CAPS Page 2:
Decoupling Caps for:
2.5V Regulator Vcco
2.5V Regulator Vccaux

Xilinx			
TITLE			
SCHEM, ML555			
PCIE PCI PCI-X PCB,1280389			
SIZE	DWG NO	REV	
C	0381219	01	
SCALE	SHEET	of	9-12-2006_12:12
	33	37	

1.8V FPGA Vcco (Mem I/F)



1.8V PF U1 Vccint

1.8V PF U15 Vccint



+0.9V DDR2 Memory Vtt

1.8V Mem SODIMM



Decoupling CAPS Page 3:

Decoupling Caps for:

1.8V Reg.Mem.SODIMM+FPGA Bank Vcco

1.8V Reg.PF Vccint

0.9VRegulator Vtt (84 PullUp R's on Sht20)


Xilinx


SCHEM, ML555


PCIE PCI PCI-X PCB,1280389

SIZE	DWG NO	REV
C	0381219	01

SCALE	SHEET	of	6-30-2006_14:11
	34	37	







Xilinx					
TITLE					
SCHEM, ML555					
PCIE PCI PCI-X PCB,1280389					
SIZE	DWG NO	SHEET			REV
C	0381219	37 of 37			E8
SCALE	DRAWN BY		DATE		
	DAVID NAYLOR		7-13-2006_10:19		