

INTRODUTION

The idea behind this first assignment is for us to get a good look at the basics of VHDL, managing to become comfortable with its structure and methodology so that we can move on to more complex tasks and finally achieve a moderate mastery for this programing language.

PART 2

```
9.
1
    library ieee;
    use ieee.std_logic_1164.all;
3
    entity Mux 2tol is
    port( s,x,y : in std_logic;
5
6
        m : buffer std_logic);
7
    end Mux_2to1;
8
9
    architecture behavior of Mux_2to1 is
10
11
    -- Code not shown, enter here your own code !!
12
13
     m \le x when s='0' else y;
14
15 end behavior;
```

```
16
17
18
     -- an 8-bit wide 2to1 mux, build using eight 2-to-1 1-bit wide muxes
19
    library ieee;
20
    use ieee.std logic 1164.all;
21
22
    entity Mux_2to1_8bWide is
23
     port( s : in std_logic;
      x,y : in std logic vector (7 downto 0);
24
25
       m : buffer std_logic_vector(7 downto 0));
26
    end Mux 2to1 8bWide;
27
28
    architecture struct of Mux_2to1_8bWide is
29
30
        -- instantiate 2to1 mux 8 times using ?for ?. generate?
        g0: for i in 0 to 7 generate
31
32
       m0: entity work.Mux_2to1 port map (s,x(i),y(i),m(i));
33
       end generate;
34
    end struct;
35
36
37
     -- Top layer using pin names of the DE2 board !!
     -- Don't forget to import the pin names.
38
39
    -- The code describes an 8-bit wide 2-to-1 multiplexer.
    -- It makes use of a 1-bit 2-to-1 multiplexer (entity Mux_2to1). This
40
41
     -- part is instantiated (placed) 8 times in entity Mux_2to1_8bWide. This
42
     -- 8-bit multiplexer in turn is instantiated in the top-level entity
43
     -- ?part2?, where it is connected to the ?outside world?
44
    library ieee;
45
    use ieee.std_logic_1164.all;
46
47
     entity part2 is
       port ( SW : in std_logic_vector (17 downto 0);
48
49
          LEDG : buffer std_logic_vector (7 downto 0);
50
           LEDR : buffer std_logic_vector(17 downto 0));
51
    end part2;
52
53
    architecture struct of part2 is
54
    begin
55
       m0: entity work.Mux_2to1_8bWide port map (SW(17), SW(7 downto 0),
56
       SW(15 downto 8), LEDG);
57
       LEDR <- SW;
58
    end struct;
```

13.

- a) The pin assignments. When using the signal names in the file they are connected to the right pin numbers of the FPGA.
- b) A sum of Products is the standard expression that defines the addition of binary numbers, were 1 is always dominant over 0. **F** = **A'B** + **AB'** + **AB**, this would express the addition of 2 binary digits but can be extrapolated to any number of them, a truth table can be used for this.
- c) Instantiation is the term that defines the introduction of entities as components in a VHDL design.

```
instance_label: component_name
  generic map (generic_association_list)
  port map (port association list);
```

```
u1: component port map (X,Y,S,C);
```

- e) A top-level entity is the linking file that unites the functions of all components and makes them relate to the world.
- f) In the work library.

PART 3

TRUTH TABLE

C3	C2	C 1	CO	НО	H1	H2	Н3	H4	Н5	Н6
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	0	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	0	1	1
1	0	1	0	1	1	1	0	1	1	1
1	0	1	1	0	0	1	1	1	1	1
1	1	0	0	1	0	0	1	1	1	0
1	1	0	1	0	1	1	1	1	0	1
1	1	1	0	1	0	0	1	1	1	1
1	1	1	1	1	0	0	0	1	1	1

QUESTIONS

7.

- a) 30,216
- b) 4 are used as output
- c) 4 are used as input
- d) Check for whenever the output is supposed to be high, the input. Check from that input which gates are '1'. Those gates that are '1'are the input for an AND gate. The output of that AND gate is the input of an OR gate.

e) 7, because there are always 7 for the 7 segment display

9.

Number of LEs: 7 for both, because you only need 7. It will always be optimized to the least LEs necessary.


TCL:

force -freeze sim:/part3/sw 1010 0 run

force -freeze sim:/part3/sw 0100 0 run

force -freeze sim:/part3/sw 1101 0 run

force -freeze sim:/part3/sw 1111 0 run



CODE

```
1
      library ieee;
 2
      use ieee.std_logic_1164.all;
 4
     5
                    HEXO : out std logic vector (6 downto 0));
      end part3;
 8
     architecture struct of part3 is
10
11
               \text{HEXO}(0) \le \text{NOT}(\text{NOT}(\text{SW}(1)) \text{ AND NOT}(\text{SW}(3))) \text{ OR}
13
                                       (NOT(SW(0)) AND SW(2)) OR
14
                                       (SW(1) AND SW(2)) OR
15
                                       (SW(0) AND NOT(SW(3))) OR
16
                                       (NOT(SW(0)) AND SW(1) AND SW(3)) OR
17
                                       (SW(0) AND NOT(SW(1)) AND NOT(SW(2)))
18
               );
19
20
               \text{HEXO}(1) \leftarrow \text{NOT}(\text{NOT}(\text{SW}(1)) \text{ AND NOT}(\text{SW}(2))) \text{ OR}
21
                                       (NOT(SW(0)) AND NOT(SW(2)) AND NOT(SW(3))) OR
22
                                       (NOT(SW(0)) AND SW(2) AND SW(3)) OR
23
                                       (SW(0) AND NOT(SW(1)) AND NOT(SW(3))) OR
24
                                       (SW(0) AND NOT(SW(2)) AND SW(3))
25
               );
26
27
               \text{HEXO}(2) \le \text{NOT}(\text{NOT}(\text{SW}(0)) \text{ AND NOT}(\text{SW}(2))) \text{ OR}
28
                                       (NOT(SW(0)) AND SW(3)) OR
29
                                       (NOT(SW(2)) AND SW(3)) OR
30
                                       (NOT(SW(0)) AND SW(1)) OR
31
                                       (SW(0) AND NOT(SW(1)))
32
               );
33
34
               \text{HEXO}(3) \le \text{NOT}(\text{NOT}(\text{SW}(0)) \text{ AND NOT}(\text{SW}(1)) \text{ AND NOT}(\text{SW}(3))) \text{ OR}
35
                                       (NOT(SW(1)) AND SW(2) AND SW(3)) OR
36
                                       (SW(1) AND NOT(SW(2)) AND SW(3)) OR
37
                                       (SW(1) AND SW(2) AND NOT(SW(3))) OR
                                       (SW(0) AND NOT(SW(2)) AND NOT(SW(3)))
38
39
               );
40
41
               \text{HEXO}(4) \le \text{NOT}(\text{NOT}(SW(1)) \text{ AND NOT}(SW(3))) \text{ OR}
42
                                            (SW(2) AND NOT(SW(3))) OR
43
                                            (SW(0) AND SW(2)) OR
44
                                            (SW(0) AND SW(1) )
45
                 );
46
47
                 \text{HEXO}(5) \le \text{NOT}(\text{NOT}(SW(2)) \text{ AND NOT}(SW(3))) \text{ OR}
48
                                            (SW(1) AND NOT(SW(3))) OR
49
                                            (SW(0) AND NOT(SW(1))) OR
                                            (SW(0) AND SW(2)) OR
50
51
                                            (NOT(SW(0)) AND SW(1) AND NOT(SW(2)))
52
                 );
53
                 \text{HEXO}(6) \le \text{NOT}(\text{NOT}(\text{SW}(1)) \text{ AND SW}(2)) \text{ OR}
54
55
                                            (SW(2) AND NOT(SW(3))) OR
56
                                            (SW(0) AND NOT(SW(1))) OR
57
                                            (SW(0) AND SW(3)) OR
58
                                            (NOT(SW(0)) AND SW(1) AND NOT(SW(2)) )
59
                 );
60
      end struct;
```

1 library ieee;

PART 4

TRUTH TABLE


A2	A1	A0		B2 B1	В0		Output
	0	0	0	0	0	0	0
	0	0	1	0	0	0	1
	0	1	0	0	0	0	1
	0	1	1	0	0	0	1
	1	0	0	0	0	0	1
	1	0	1	0	0	0	1
	1	1	0	0	0	0	1
	1	1	1	0	0	0	1
	0	0	0	0	0	1	0
	0	0	1	0	0	1	0
	0	1	0	0	0	1	1
	0	1	1	0	0	1	1
	1	0	0	0	0	1	1
	1	0	1	0	0	1	1
	1	1	0	0	0	1	1
	1	1	1	0	0	1	1
	0	0	0	0	1	0	0
	0	0	1	0	1	0	0
	0	1	0	0	1	0	0
	0	1	1	0	1	0	1
	1	0	0	0	1	0	1
	1	0	1	0	1	0	1
	1	1	0	0	1	0	1
	1	1	1	0	1	0	1
	0	0	0	0	1	1	0
	0	0	1	0	1	1	0
	0	1	0	0	1	1	0
	0	1	1	0	1	1	0
	1	0	0	0	1	1	1
	1	0	1	0	1	1	1
	1	1	0	0	1	1	1
	1	1	1	0	1	1	1
	0	0	0	1	0	0	0

0	0	1	1	0	0	0
0	1	0	1	0	0	0
0	1	1	1	0	0	0
1	0	0	1	0	0	0
1	0	1	1	0	0	1
1	1	0	1	0	0	1
1	1	1	1	0	0	1
0	0	0	1	0	1	0
0	0	1	1	0	1	0
0	1	0	1	0	1	0
0	1	1	1	0	1	0
1	0	0	1	0	1	0
1	0	1	1	0	1	0
1	1	0	1	0	1	1
1	1	1	1	0	1	1
0	0	0	1	0	1	0
0	0	1	1	0	1	0
0	1	0	1	0	1	0
0	1	1	1	0	1	0
1	0	0	1	0	1	0
1	0	1	1	0	1	0
1	1	0	1	0	1	0
1	1	1	1	0	1	1
0	0	0	1	1	1	0
0	0	1	1	1	1	0
0	1	0	1	1	1	0
0	1	1	1	1	1	0
1	0	0	1	1	1	0
1	0	1	1	1	1	0
1	1	0	1	1	1	0
1	1	1	1	1	1	0

CODE USING BOOLEAN EXPRESSIONS

```
1
        library IEEE;
 2
        use IEEE.STD_LOGIC_1164.ALL;
 3
       use IEEE.STD LOGIC ARITH.ALL;
 4
        use IEEE.STD_LOGIC_UNSIGNED.ALL;
 5
 6
 7
                      entity part4 is
 8
                      Port (
 9
                      SW: in std_logic_vector(5 downto 0);
                      LEDG: out std_logic_vector(7 downto 0));
 10
 11
                      end part4;
12
13
                                         architecture behavioral of part4 is
14
                                         begin
15
                                         LEDG(0) \le (SW(2) \text{ and } not(SW(3)) \text{ and}
                                         not(SW(4)) and not(SW(5))) or
16
                                         (SW(0) and SW(2) and not(SW(4)) and
                                         not(SW(5))) or
17
                                         (SW(1) and SW(2) and not(SW(3)) and
                                         not(SW(5))) or
18
                                         (SW(0) \text{ and } SW(1) \text{ and } SW(2) \text{ and } not(SW(5))) \text{ or }
19
                                         (SW(1) \text{ and } not(SW(3)) \text{ and } not(SW(4))) \text{ or }
20
                                         (SW(0) \text{ and } SW(1) \text{ and } not(SW(4))) \text{ or }
21
                                         (SW(0) \text{ and } not(SW(3))));
22
                                         end behavioral;
23
```

SIMULATION



TCL

```
force -freeze sim:/part4/sw(0) 1 0
run
force -freeze sim:/part4/sw(1) 0 0
force -freeze sim:/part4/sw(2) 1 0
noforce sim:/part4/sw(3)
force -freeze sim:/part4/sw(3) 0 0
force -freeze sim:/part4/sw(4) 0 0
force -freeze sim:/part4/sw(5) 1 0
run
add wave \
{sim:/part4/sw(5) }
add wave \
{sim:/part4/sw(5) }
```

```
add wave \setminus
{sim:/part4/ledg(0) }
force -freeze sim:/part4/sw(5) 0 0
run
force -freeze sim:/part4/sw(2) 0 0
force -freeze sim:/part4/sw(2) 0 0
force -freeze sim:/part4/sw(2) 0 0
run
force -freeze sim:/part4/sw(0) 0 0
run
force -freeze sim:/part4/sw(5) 1 0
run
force -freeze sim:/part4/sw(2) 1 0
run
force -freeze sim:/part4/sw(0) 1 0
run
```

LES USED


Logic elements used 2

We use a Greater Than operator that consumes 2, 3-bit inputs. The output is one bit.

CODE USING BEHAVIOURAL

```
1
       library IEEE;
 2
       use IEEE STD_LOGIC_1164.ALL;
 3
       use IEEE.STD_LOGIC_ARITH.ALL;
 4
       use IEEE.STD_LOGIC_UNSIGNED.ALL;
 5
 6
                  entity part4 is
 7
                  Port (
 8
                  SW; in std_logic_vector(5 downto 0);
 9
                  LEDG: out std_logic_vector(7 downto 0));
 10
                  end part4;
11
12
           architecture struct of part4 is
13
           begin
14
           GT: entity work comparator port map (SW(2 downto 0), SW(5 downto 3), LEDG(0));
15
           end struct;
16
17
       library IEEE;
       use IEEE.STD LOGIC 1164.ALL;
18
19
       use IEEE.STD_LOGIC_ARITH.ALL;
20
21
           entity comparator is
22
           port (
23
           A, B; in std_logic_vector(2 downto 0);
24
           Y : out std_logic);
25
           end comparator;
26
27
       architecture behavioral of comparator is
28
       begin
            proc: process(A, B) is begin
               if A > B then
               Y <= '1'; else
               Y \le 0'; end if;
           end process proc;
37 end behavioral;
38
```

SIMULATION



LES USED

Logic elements used 2

QUESTIONS

- a We would get negative numbers. The code have a different range but will still work.
- b Yes, working it out on the board
- c Only if we can program it in behavioral programming.