# Appendix E: Dynamic Instruction Count Profiling for Cortex-M0 using IAR Embedded Workbench IDE for ARM

Dr. Ehsan Ali
Assumption University of Thailand
ehsanali@au.edu
ehssan.aali@gmail.com

Nov. 2024

# **Contents**

1	App	pendix E: Dynamic Instruction Count Profiling for Cortex-M0 using IAR Embedded								
	Wor	Workbench IDE for ARM								
	1.1	System Requirement								
	1.2	Target Specification								
	1.3	Project Creation								
		1.3.1 Processor Selection								
		1.3.2 Linker Script								
		1.3.3 ARM Simulator								
		1.3.4 IAR Embedded Workbench - Memory Configuration								
	1.4	Instruction Count Profiling								

# **Chapter 1**

# Appendix E: Dynamic Instruction Count Profiling for Cortex-M0 using IAR Embedded Workbench IDE for ARM

## 1.1 System Requirement

This is Appendix E for articke "Innovative Hardware Accelerator Architecture for FPGA-Based General-Purpose RISC Microprocessors".

- 1. x86 or x86\_64 host machine running Windows operating system.
- 2. Licensed IAR Embedded Workbench IDE for ARM version 8.40.1.21539.

## 1.2 Target Specification

- Core: ARMv6m Cortex-M0
- ROM1: Capacity: 1.255 MB, memory address origin: 0x0
- ROM2: Capacity: 128 KB, memory address origin: 0x120000
- RAM1: Capacity: 4MB, memory address origin: 0x80000
- Initial stack pointer: 0xF400
- Initial procedure pointer: 0x0 (Not used)
- Initial heap pointer: 0xF800

## 1.3 Project Creation

Either create a C/C++ program and enter your algorithm in C/C++ programming languages and then compile it using IAR compiler or enter the C/C++ code in your favorite editor and then compile it according to the guide in Appendix B using LLVM clan compiler and then import the generated ELF file into IAR by selecting "Create New Project" - "Externally built executable".

#### 1.3.1 Processor Selection

Right click on project name  $\rightarrow$  "Options.."  $\rightarrow$  "General Options" and set the Processor variant to Core=Cortex-M0 as shown in Fig. 1.1.




Figure 1.1: IAR Embedded Workbench - Project Linker Options - General Options.

#### 1.3.2 **Linker Script**

11

The following linker script must be pass to the LLVM clang compiler using -T parameter. Change the memory configuration according to your hardware.

Listing 1.1: "cortex-m0.ld"

```
1 ENTRY(main)
2 MEMORY {
3
      ROM(rx)
                : ORIGIN = 0x0,
                                       LENGTH = 0x11FFFF
                                                                /* 1.125 MB */
4
               : ORIGIN = 0x120000, LENGTH = 0x20000
                                                                /* 128 KB */
      ROM2(rx)
5
               : ORIGIN = 0x800000, LENGTH = 0x400000
                                                                /* 4 MB */
      RAM(rwx)
6 }
7
8
  SECTIONS {
9
          The code should be loaded at address 0x0 */
10
      /* the dot (.) symbol is location counter */
      = ORIGIN(ROM);
```

```
12
       . text : {
13
           /* When link-time\ garbage\ collection\ is\ in\ use\ ('--gc-sections'),
14
           it is often useful to mark sections that should not be eliminated.
15
           This is accomplished by surrounding an input section's wildcard
           entry with KEEP() */
16
17
           KEEP(*(.vector_table));
18
           = ALIGN(4);
19
           _{-}vec_end__ = .;
20
           /* Input sections: .text section in all files. */
21
           * (. text)
           = ALIGN(4);
22
23
           _{-}end_text__ = .;
24
       } > ROM /* assign .text section to a previously defined region of
25
               memory 'ROM' */
26
27
       = ORIGIN(ROM2);
28
       .rodata : {
29
            __dataro_start__ = .;
30
           *(.rodata)
31
           = ALIGN(4);
32
             _{dataro\_end\_} = .;
33
       } > ROM2
34
35
       = ORIGIN(RAM);
36
       .data : {
37
           _{-}data_start__ = .;
38
           * (.data);
39
           = ALIGN(4);
           _{\text{heap\_low}} = .;
40
                                 /* for _sbrk */
41
           . = . + 0x10000;
                                /* 64kB of heap memory */
42
           _{\text{heap\_top}} = .;
                                 /* for _sbrk */
43
           _{data_{end}} = .;
44
       \} > RAM
```

Using the values stated in our linker script (Listing 1.1) the linker options for IAR Workbench IDE project must be set accordingly.

Right click on project name  $\rightarrow$  "Options.."  $\rightarrow$  Linker and the tick on "Override default" as shown in Fig. 1.2.




Figure 1.2: IAR Embedded Workbench - Project Linker Options.

Click the "Edit" button and define the memory regions according to the hardware value in the original linker script (Listing 1.1 as shown in Fig. 1.3.




Figure 1.3: IAR Embedded Workbench - Project Linker Options - Memory Regions.

Set the size of stack and heap memory as shown in Fig. 1.4.




Figure 1.4: IAR Embedded Workbench - Project Linker Options - Stack/Heap Sizes.

#### 1.3.3 ARM Simulator

Right click on project name  $\rightarrow$  "Options.."  $\rightarrow$  "Debugger" and set the Driver to Simulator as shown in Fig. 1.5.




Figure 1.5: IAR Embedded Workbench Project - Debugger options.

#### 1.3.4 IAR Embedded Workbench - Memory Configuration

Set the memory configuration by stating the start, end, and type of memory according to the hardware and values in the linker script (Listing 1.1) as shown in Fig. 1.6.




Figure 1.6: IAR Embedded Workbench Project - Memory Configuration

## 1.4 Instruction Count Profiling

First build the project: "Project"  $\rightarrow$  "Rebuild All".

Set a breakpoint on return line of the main () function and then issue the "Download and Debug" command (Ctrl+D).

Fig. 1.7 shows several profiling and trace options alongside the register bank content instruction set disassemble windows. The screenshot shows the simulation of FFT algorithm by calling the fft() function from main().




Figure 1.7: IAR Embedded Workbench - Debugging with Simulator Driver.

Fig. 1.8 shows the disassembly where the first column states the number of times the disassembled instruction is executed. It can be easily seen that code block residing at memory location 0x3c2-0x3de (marked with blue rectangle) runs twice more than the code residing at 0x370-0x3c0 while instructions at 0x3e0 onward is never executed.

Notice the frequent occurrence of [MOVS, BL] instruction pair (marked with red rectangles).

A context menu with "Copy Window Content" item is provided which can be access by right clicking on the disassembly window. You can copy the profiling result into a text file and use a scripting language to automatically extract the code blocks with highest instruction count (blue rectangle) or identify the most frequent instruction pairs (red rectangles).

This result is sent to the hardware accelerator code generator to produce VHDL modules as described in "Innovative Hardware Accelerator Architecture for FPGA-Based General-Purpose RISC Microprocessors" article.

isassen	nbly					▼ ‡	•
Goto		~	Memory	~			
C	ount	Disassembly					T
	269	-	: 0xa234		ADR.N	R2, . + 0xd4	
	268		: 0xca0c		LDM	R2, {R2, R3}	
	268		0xf000	0xf963	BL	aeabi_dadd	
	269	0x378	: 0x0032		MOVS	R2, R6	
	268	0 <b>x</b> 37a	: 0x003b		MOVS	R3, R7	
	268	0 <b>x</b> 37c	0xf000	0xf884	BL	aeabi_dmul	
	268	0x380	: 0 <b>x</b> a232		ADR.N	R2, . + 0xcc	
	267	0x382	: 0xca0c		LDM	R2, {R2, R3}	
	268	0x384	0xf000	0xf95b	BL	aeabi_dadd	
	263		: 0x0032		MOVS	R2, R6	
	264	0 <b>x</b> 38a	: 0x003b		MOVS	R3, R7	
	264	0 <b>x</b> 38c	0xf000	0xf87c	BL	aeabi_dmul	
	269		: U <b>x</b> a230		ADR.N	R2, . + Uxc4	
	269		: 0xca0c		LDM	R2, {R2, R3}	
	270		: 0xf000	0xf953	BL	aeabi_dadd	
	267		: 0x0032		MOVS	R2, R6	
	267		: 0x003b		MOVS	R3, R7	
	267		: 0xf000	0xf874	BL	aeabi_dmul	
	263		: 0xa22e		ADR.N	R2, . + 0xbc	
	262		: 0xca0c		LDM	R2, {R2, R3}	
	261		: 0xf000	0xf94b	BL	aeabi_dadd	
	267		: 0x0032		MOVS	R2, R6	
	266		: 0x003b		MOVS	R3, R7	
L	265		: 0xf000	Ux186c	BL	aeabi_dmul	
	263		: 0xa22c		ADR.N	R2, . + 0xb4	
	264		: 0xca0c	06040	LDM	R2, {R2, R3}	
	264 260		: 0xf000	UXI943	BL	aeabi_dadd	
	260		: 0x9a00 : 0x9b01		LDR LDR	R2, [SP] R3, [SP, #0x4]	
	260		: 0xf000	06064	BL	ms, [SF, #UX4] aeabi dmul	
	260		. 0x1000 : 0x0022	0X1004	MOVS	R2, R4	
	260		. 0x0022 : 0x002b		MOVS	R2, R4 R3, R5	П
	525		: 0xf000	Nefash	BL	ms, ms aeabi_dadd	I
	514		: 0x0004	OALJOD	MOVS	R4, R0	4
	514		: 0x000d		MOVS	R5, R1	ı
	522		: 0x9802		LDR	RO, [SP, #0x8]	ı
	521		: 0x0780		LSLS	RO, RO, #30	ı
	521		: 0xd502		BPL.N	0x3d8	ı
	260		: 0x2080		MOVS	RO, #128	ı
	260	0x3d4			LSLS	RO, RO, #24	I
	260		: 0x4045		EORS	R5, R5, R0	
	520		: 0x0020		MOVS	R0, R4	
	520	0x3da			MOVS	R1, R5	
	520	0x3dc	: 0xb003		ADD	SP, SP, #0xc	
	515		: 0xbdf0		POP	{R4-R7, PC}	
	0		: 0x3cd3	145c	DC32	0x3cd3'145c	4
	0	0x3e4	: 0x5000	0000	DC32	0x5000'0000	
	0	0x3e8	: 0x41b9	21fb	DC32	0x41b9'21fb	
	0	0x3ec	: 0x6000	0000	DC32	0x6000'0000	

Figure 1.8: IAR Embedded Workbench - Instruction Count Profiling Result.