




## VCC\_INT




## VCC\_AUX




## VCCO




## VCC1






## VCC2



## VCC3



**Decoupling cap configuration recommended by Xilinx UG393 (V1.2) for Spartan 6 power distribution**



**See Page 52 of UG230 V2.3. Pads for parallel CCLK Termination**

**M[1:0] pull ups are set to select slave serial config by default**

