

BLG222E Computer Organization

Project 1

Due Date: 04.04.2023 23:59

In this project, registers and register files will be designed and implemented. It has 4 parts. Design each part **as a module**, so that it can be reused in other parts. **You must simulate each module for each combination of input.**

(Part-1) Design a 16-bit register. This register has 8 functionalities that are controlled by 3-bit control signals (**FunSel**) and an enable input (**E**). The graphic symbol of the registers and the characteristic table are shown in Figure 1. Symbol ϕ means don't care. This register will be used in later parts.




Figure 1: Graphic symbol of the registers and the characteristic table, respectively.

(Part-2) Design a register file (a structure that contains many registers) that works as follows.

(Part-2a) Design a 16-bit **IR** register whose block diagram and function table are given in Figure 2. This register can store 16-bit binary data. However, the input of this register file is only 8 bits. Therefore, using the 8-bit input bus, you can load either the lower (bits 7-0) or higher (bits 15-8) half. This decision is made by the **L'H** signal.




Figure 2: Graphic symbol of IR register and its characteristic table, respectively.

(Part-2b) Design the system shown in Figure 3 which consists of four 16-bit general purpose registers: **R1**, **R2**, **R3**, **R4**, and four 16-bit scratch registers: **S1**, **S2**, **S3**, and **S4**. The details of inputs and outputs are as follows.




Figure 3: 16-bit general purpose and scratch registers, inputs, and outputs.

OutASel and **OutBSel** are used to feed to output lines **OutA** and **OutB**, respectively. 16 bits of selected registers are output to **OutA** and **OutB**. Table 1 shows the selection of output registers based on the **OutASel** and **OutBSel** control inputs.

Table 1: OutASel and OutBSel controls.

OutASel	OutA	OutBSel	OutB
000	R1	000	R1
001	R2	001	R2
010	R3	010	R3
011	R4	011	R4
100	S1	100	S1
101	S2	101	S2
110	S3	110	S3
111	S4	111	S4

RegSel and **ScrSel** are 4-bit signals that select the registers to apply the function that is determined by the 3-bit **FunSel** signal which is given in Table 2. The selected registers by **RegSel** and **ScrSel** are shown in Tables 3 and 4, respectively.

Table 2: FunSel Control Input.

FunSel	R _x ⁺ (Next State)
000	R _x -1 (Decrement)
001	R _x +1 (Increment)
010	I (Load)
011	0 (Clear)
100	R _x (15-8) ← Clear, R _x (7-0) ← I (7-0) (Write Low)
101	R _x (7-0) ← I (7-0) (Only Write Low)
110	R _x (15-8) ← I (7-0) (Only Write High)
111	R _x (15-8) ← Sign Extend (I (7)) R _x (7-0) ← I (7-0) (Write Low)

Table 3: RegSel Control Input

RegSel	Enable General Purpose Registers	RegSel	Enable General Purpose Registers
0000	All general purpose registers are enabled. (Function selected by FunSel will be applied to R1, R2, R3 and R4.)	1000	R2, R3, and R4 are enabled. (Function selected by FunSel will be applied to R2, R3, and R4.)
0001	R1, R2 and R3 are enabled. (Function selected by FunSel will be applied to R1, R2, and R3.)	1001	R2 and R3 are enabled. (Function selected by FunSel will be applied to R2 and R3.)
0010	R1, R2, and R4 are enabled. (Function selected by FunSel will be applied to R1, R2, and R4.)	1010	R2 and R4 are enabled. (Function selected by FunSel will be applied to R2 and R4.)
0011	R1 and R2 are enabled. (Function selected by FunSel will be applied to R1 and R2.)	1011	Only R2 is enabled. (Function selected by FunSel will be applied to R2.)
0100	R1, R3, and R4 are enabled. (Function selected by FunSel will be applied to R1, R3, and R4.)	1100	R3 and R4 are enabled. (Function selected by FunSel will be applied to R3 and R4.)
0101	R1 and R3 are enabled. (Function selected by FunSel will be applied to R1 and R3.)	1101	Only R3 is enabled. (Function selected by FunSel will be applied to R3.)
0110	R1 and R4 are enabled. (Function selected by FunSel will be applied to R1 and R4.)	1110	Only R4 is enabled. (Function selected by FunSel will be applied to R4.)
0111	Only R1 is enabled. (Function selected by FunSel will be applied to R1.)	1111	NO general purpose register is enabled. (All registers retain their values.)

Table 4: ScrSel Control Input

ScrSel	Enable General Purpose Registers	ScrSel	Enable General Purpose Registers
0000	All general purpose registers are enabled. (Function selected by FunSel will be applied to S1, S2, S3, and S4.)	1000	S2, S3, and S4 are enabled. (Function selected by FunSel will be applied to S2, S3, and S4.)
0001	S1, S2, and S3 are enabled. (Function selected by FunSel will be applied to S1, S2, and S3.)	1001	S2 and S3 are enabled. (Function selected by FunSel will be applied to S2 and S3.)
0010	S1, S2, and S4 are enabled. (Function selected by FunSel will be applied to S1, S2, and S4.)	1010	S2 and S4 are enabled. (Function selected by FunSel will be applied to S2 and S4.)
0011	S1 and S2 are enabled. (Function selected by FunSel will be applied to S1 and S2.)	1011	Only S2 is enabled. (Function selected by FunSel will be applied to S2.)
0100	S1, S3, and S4 are enabled. (Function selected by FunSel will be applied to S1, S3, and S4.)	1100	S3 and S4 are enabled. (Function selected by FunSel will be applied to S3 and S4.)
0101	S1 and S3 are enabled. (Function selected by FunSel will be applied to S1 and S3.)	1101	Only S3 is enabled. (Function selected by FunSel will be applied to S3.)
0110	S1 and S4 are enabled. (Function selected by FunSel will be applied to S1 and S4.)	1110	Only S4 is enabled. (Function selected by FunSel will be applied to S4.)
0111	Only S1 is enabled. (Function selected by FunSel will be applied to S1.)	1111	NO general purpose register is enabled. (All registers retain their values.)

(Part-2c) Design the address register file (ARF) system shown in Figure 4 which consists of three 16-bit address registers: program counter (PC), address register (AR), and stack pointer (SP). FunSel and RegSel work as in Part-2b.

RegSel	Enable Address Registers
000	All address registers are enabled. (Function selected by FunSel will be applied to PC, AR, and SP.)
001	PC and AR are enabled. (Function selected by FunSel will be applied to PC and AR.)
010	PC and SP are enabled. (Function selected by FunSel will be applied to PC and SP.)
011	PC is enabled. (Function selected by FunSel will be applied to PC.)

100	AR and SP are enabled. (Function selected by FunSel will be applied to AR and SP.)
101	AR is enabled. (Function selected by FunSel will be applied to AR.)
110	SP is enabled. (Function selected by FunSel will be applied to SP.)
111	NO address register is enabled. (All registers retain their values.)




Figure 4: 16-bit address registers, inputs, and outputs.

OutCSel and **OutDSel** are used to feed output lines **OutC** and **OutD**, respectively. 16 bits of the selected registers are output to **OutC** and **OutD**. Table 5 shows the selection of output registers based on the **OutCSel** and **OutDSel** control inputs.

Table 5: OutCSel and OutDSel controls.

OutCSel	OutC	OutDSel	OutD
00	PC	00	PC
01	PC	01	PC
10	AR	10	AR
11	SP	11	SP

(Part-3) Design an Arithmetic Logic Unit (ALU) that has two 16-bit inputs, a 16-bit output, and a 4-bit output for **zero**, **negative**, **carry**, and **overflow** flags. The ALU is shown in Figure 5. The ALU functions and the flags that will be updated (i.e., - means that the flag will not be affected and + means that the flag changes based on the **ALUOut**) are given in Table 6 when **WF** (Write Flag) is 1.

- **FunSel** selects the function of the ALU.
- **ALUOut** shows the result of the operation that is selected by **FunSel** and applied on A and/or B inputs.
- **Arithmetic operations** are done using **2's complement** logic.
- **Z (zero)** bit is set if **ALUOut** is zero (e.g. when **NOT B** is zero).
- **C (carry)** bit is set if **ALUOut** sets the carry (e.g. when **LSL A** produces carry)
- **N (negative)** bit is set if the ALU operation generates a negative result (e.g. when **A-B** results in a negative number).

- **O (overflow)** bit is set if an overflow occurs (e.g. when **A+B** results in an overflow).
- Note that **Z|C|N|O** flags are stored in a **register**! The **Z** flag is the **MSB** of the register, and the **O** flag is the **LSB** of the register.




Figure 5: Arithmetic Logic Unit graphic.

Table 6: Characteristic table of ALU.

FunSel	ALUOut	Z	C	N	O
00000	A (8-bit)	+	-	+	-
00001	B (8-bit)	+	-	+	-
00010	NOT A (8-bit)	+	-	+	-
00011	NOT B (8-bit)	+	-	+	-
00100	A + B (8-bit)	+	+	+	+
00101	A + B + Carry (8-bit)	+	+	+	+
00110	A – B (8-bit)	+	+	+	+
00111	A AND B (8-bit)	+	-	+	-
01000	A OR B (8-bit)	+	-	+	-
01001	A XOR B (8-bit)	+	-	+	-
01010	A NAND B (8-bit)	+	-	+	-
01011	LSL A (8-bit)	+	+	+	-
01100	LSR A (8-bit)	+	+	+	-
01101	ASR A (8-bit)	+	+	-	-
01110	CSL A (8-bit)	+	+	+	-
01111	CSR A (8-bit)	+	+	+	-
FunSel	ALUOut	Z	C	N	O
10000	A (16-bit)	+	-	+	-
10001	B (16-bit)	+	-	+	-
10010	NOT A (16-bit)	+	-	+	-
10011	NOT B (16-bit)	+	-	+	-
10100	A + B (16-bit)	+	+	+	+
10101	A + B + Carry (16-bit)	+	+	+	+
10110	A – B (16-bit)	+	+	+	+
10111	A AND B (16-bit)	+	-	+	-
11000	A OR B (16-bit)	+	-	+	-
11001	A XOR B (16-bit)	+	-	+	-
11010	A NAND B (16-bit)	+	-	+	-
11011	LSL A (16-bit)	+	+	+	-
11100	LSR A (16-bit)	+	+	+	-
11101	ASR A (16-bit)	+	+	-	-
11110	CSL A (16-bit)	+	+	+	-
11111	CSR A (16-bit)	+	+	+	-

(Circular | Arithmetic | Logical) Shift (Left | Right) operations are depicted in Figures 6, 7, and 8.




Figure 6: Circular shift operation.




Figure 7: Logical shift operation.




Figure 8: Arithmetic shift operation.

(Part-4) Implement the organization in Figure 9. Please note that **the whole system uses the same single clock.**




Figure 9: Arithmetic Logic Unit System.

Table 7: Multiplexers of Arithmetic Logic Unit Systems.

MuxASel	MuxAOut
00	ALUOut
01	ARF OutC
10	Memory Output
11	IR (7:0)

MuxBSel	MuxBOut
00	ALUOut
01	ARF OutC
10	Memory Output
11	IR (7:0)

MuxCSel	MuxCOut
0	ALUOut(7-0)
1	ALUOut(15-8)

Note: You must extend memory output with **zeros** for the third input of MuxA and MuxB.

Submission:

Implement your design in Verilog HDL, and upload a single compressed (zip) file to Ninova before the deadline. Only one student from each group should submit the project file (select one member of the group as the group representative for this purpose and note his/her student ID). Example submission file and module name declarations are given as attachments. This compressed file should contain your modules file (.v) for each part, the given simulation file (.v), and a report that contains:

- the number&names of the students in the group
- list of control inputs and corresponding functions for your design
- explanations for each constructed part
- task distribution of each group member

Group work is expected for this project. All members of the group must design together. You must ensure that all modules work properly. After designing your project, you can check your results by running the given simulation files. You are expected to get results by running the given .bat file. **The project will be evaluated only using simulation files. There will not be any partial grading for the designs. If your codes get any error, you will not get any grades for that part so make sure that your codes are working with the given simulation files. There will not be any demonstration sessions.** You can ask your questions through the **Message Board**, so do not ask questions through email.