Intel[®] oneAPI VTune[™] Profiler 2021.1.1 Gold

Elapsed Time: 0.038s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

CPI Rate: 1.225

The CPI may be too high. This could be caused by issues such as memory stalls, instruction starvation, branch misprediction or long latency instructions. Explore the other hardware-related metrics to identify what is causing high CPI.

MUX Reliability: 0.997

Retiring: 30.8% of Pipeline Slots **Light Operations:** 26.2% of Pipeline Slots

 FP Arithmetic:
 0.0% of uOps

 FP x87:
 0.0% of uOps

 FP Scalar:
 0.0% of uOps

 FP Vector:
 0.0% of uOps

 Other:
 100.0% of uOps

Heavy Operations: 4.5% of Pipeline Slots **Microcode Sequencer:** 3.8% of Pipeline Slots **Assists:** 0.0% of Pipeline Slots

Front-End Bound: 22.0% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

Front-End Latency: 17.6% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end latency issues, such as instruction-cache misses, ITLB misses or fetch stalls after a branch misprediction. In such cases, the front-end delivers no uOps.

0.0% of Clockticks ICache Misses: ITLB Overhead: 1.4% of Clockticks 2.1% of Clockticks **Branch Resteers: Mispredicts Resteers:** 0.0% of Clockticks Clears Resteers: 0.0% of Clockticks 2.1% of Clockticks Unknown Branches: 0.0% of Clockticks DSB Switches: **Length Changing Prefixes:** 0.0% of Clockticks MS Switches: 0.0% of Clockticks

Issue: A significant fraction of cycles was stalled due to switches of uOp delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB or MITE pipelines. Certain operations cannot be handled natively by the execution pipeline, and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uOp flows required by CISC instructions like CPUID, or uncommon conditions like Floating Point Assists when dealing with Denormals. Note that this metric value may be highlighted due to Microcode Sequencer issue.

Front-End Bandwidth: 4.4% of Pipeline Slots Front-End Bandwidth MITE: 35.2% of Clockticks Front-End Bandwidth DSB: 0.0% of Clockticks

(Info) DSB Coverage: 23.8%

Branch Mispredict: 4.4% of Pipeline Slots
0.0% of Pineline Slots **Bad Speculation:** 0.0% of Pipeline Slots **Machine Clears:** 4.4% of Pipeline Slots **Back-End Bound:** 42.8% of Pipeline Slots

A significant portion of pipeline slots are remaining empty. When operations take too long in the back-end, they introduce bubbles in the pipeline that ultimately cause fewer pipeline slots containing useful work to be retired per cycle than the machine is capable to support. This opportunity cost results in slower execution. Long-latency operations like divides and memory operations can cause this, as can too many operations being directed to a single execution port (for example, more multiply operations arriving in the back-end per cycle than the execution unit can support).

Memory Bound: 29.3% of Pipeline Slots The metric value is high. This can indicate that the significant fraction of execution pipeline slots could be stalled due to demand memory load and stores. Use Memory Access analysis to have the metric breakdown by memory hierarchy, memory bandwidth information, correlation by memory objects.

L1 Bound: 22.8% of Clockticks

This metric shows how often machine was stalled without missing the L1 data cache. The L1 cache typically has the shortest latency. However, in certain cases like loads blocked on older stores, a load might suffer a high latency even though it is being satisfied by the L1. Note that this metric value may be highlighted due to DTLB Overhead or Cycles of 1 Port Utilized issues.

DTLB Overhead:1.6% of ClockticksLoad STLB Hit:0.0% of ClockticksLoad STLB Miss:1.6% of Clockticks

Loads Blocked by Store Forwarding: 0.0% of Clockticks

Lock Latency: 0.0% of Clockticks Split Loads: 0.0% of Clockticks 4K Aliasing: 0.0% of Clockticks FB Full: 0.0% of Clockticks 0.0% of Clockticks L2 Bound: L3 Bound: 4.6% of Clockticks **Contested Accesses:** 0.0% of Clockticks **Data Sharing:** 0.0% of Clockticks 0.0% of Clockticks L3 Latency:

SQ Full:

DRAM Bound:
Memory Bandwidth:
Memory Latency:

0.0% of Clockticks
4.6% of Clockticks
18.2% of Clockticks

Store Bound:
Store Latency:
False Sharing:
Split Stores:
DTLB Store Overhead:
Store STLB Hit:

10.2 % of Clockticks
9.1% of Clockticks
9.1% of Clockticks
1.5% of Clockticks
0.0% of Clockticks

Store STLB Hit: 0.0% of Clockticks
Store STLB Hit: 1.5% of Clockticks
Core Bound: 13.5% of Pipeline Slots

This metric represents how much Core non-memory issues were of a bottleneck. Shortage in hardware compute resources, or dependencies software's instructions are both categorized under Core Bound. Hence it may

indicate the machine ran out of an 000 resources, certain execution units are overloaded or dependencies in program's data- or instruction- flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).

Divider: 0.0% of Clockticks 10.5% of Clockticks **Port Utilization:** Cycles of 0 Ports Utilized: 26.4% of Clockticks **Serializing Operations:** 18.2% of Clockticks 0.0% of uOps Mixing Vectors: Cycles of 1 Port Utilized: 8.8% of Clockticks Cycles of 2 Ports Utilized: 11.7% of Clockticks Cycles of 3+ Ports Utilized: 20.5% of Clockticks **ALU Operation Utilization:** 19.1% of Clockticks Port 0: 11.7% of Clockticks Port 1: 11.7% of Clockticks 23.4% of Clockticks Port 5: Port 6: 29.3% of Clockticks **Load Operation Utilization:** 14.7% of Clockticks Port 2: 11.7% of Clockticks Port 3: 23.4% of Clockticks **Store Operation Utilization:** 5.9% of Clockticks Port 4: 5.9% of Clockticks **Port 7:** 0.0% of Clockticks **Vector Capacity Usage (FPU):** 0.0%

Average CPU Frequency: 1.037 GHz

Total Thread Count: 9 **Paused Time:** 0s

Effective Physical Core Utilization: 56.8% (2.270 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 36.5% (2.919 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core

utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/HHI-VVC/decoder/vvdecapp "-b" "./bin/HHI-VVC/randomaccess_fast.cfg/CLASS_C/ RaceHorses 416x240 30 QP 37 HHI-VVC.bin"

User Name: root

Operating System: 5.4.0-72-generic DISTRIB_ID=Ubuntu DISTRIB RELEASE=18.04 DISTRIB CODENAME=bionic

DISTRIB DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 14.4 MB

Collection start time: 22:31:20 18/04/2021 UTC

Collection stop time: 22:31:20 18/04/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

UI X

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected

Intel[®] oneAPI VTune[™] Profiler 2021.1.1 Gold

Elapsed Time: 0.043s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

Clockticks: 125,460,000 **Instructions Retired:** 100,440,000

CPI Rate: 1.249

The CPI may be too high. This could be caused by issues such as memory stalls, instruction starvation, branch misprediction or long latency instructions. Explore the other hardware-related metrics to identify what is causing high CPI.

MUX Reliability: 0.830

Retiring: 48.6% of Pipeline Slots

A high fraction of pipeline slots was utilized by useful work. While the goal is to make this metric value as big as possible, a high Retiring value for non-vectorized code could prompt you to consider code vectorization. Vectorization enables doing more computations without significantly increasing the number of instructions, thus improving the performance. Note that this metric value may be highlighted due to Microcode Sequencer (MS) issue, so the performance can be improved by avoiding using the MS.

Light Operations:

FP Arithmetic:

FP x87:

FP Scalar:

FP Vector:

O.0% of uOps

0.0% of uOps

0.0% of uOps

100.0% of uOps

Heavy Operations: 20.4% of Pipeline Slots

CPU retired heavy-weight operations (instructions that required 2+ uops) in a significant fraction of cycles.

Microcode Sequencer: 8.1% of Pipeline Slots

Issue: A significant fraction of cycles was spent retiring uOps fetched by the Microcode Sequencer.

Tips

1. Make sure the /arch compiler flags are correct.

2. Check the child Assists metric and, if it is highlighted as an issue, follow the provided recommendations.

Note that this metric value may be highlighted due to MS Switches issue.

Assists: 0.0% of Pipeline Slots **Front-End Bound:** 38.0% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

Front-End Latency: 18.2% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end latency issues, such as instruction-cache misses, ITLB misses or fetch stalls after a branch misprediction. In such cases, the front-end delivers no uOps.

ICache Misses: 8.6% of Clockticks

Issue: A significant portion of instruction fetches is missing in the instruction cache.

Tips:

- 1. Use profile-guided optimization to reduce the size of hot code regions.
- 2. Consider compiler options to reorder functions so that hot functions are located together.
- 3. If your application makes significant use of macros, try to reduce this by either converting the relevant macros to functions or using linker options to eliminate repeated code.
- 4. Consider the 0s/01 optimization level or the following subset of optimizations to decrease your code footprint:

- use inlining only when it decreases the footprint
 - disable loop unrolling
 - disable intrinsic inlining

Optimization examples:

Instruction Cache Misses recipe from Intel VTune Profiler Performance Analysis Cookbook

TTLB Overhead:
Branch Resteers:
Mispredicts Resteers:
Clears Resteers:
Unknown Branches:
DSB Switches:
Length Changing Prefixes:
0.0% of Clockticks

Issue: A significant fraction of cycles was stalled due to switches of uOp delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB or MITE pipelines. Certain operations cannot be handled natively by the execution pipeline, and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uOp flows required by CISC instructions like CPUID, or uncommon conditions like Floating Point Assists when dealing with Denormals. Note that this metric value may be highlighted due to Microcode Sequencer issue.

Front-End Bandwidth: 19.7% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end bandwidth issues, such as inefficiencies in the instruction decoders or code restrictions for caching in the DSB (decoded uOps cache). In such cases, the front-end typically delivers a non-optimal amount of uOps to the back-end.

Front-End Bandwidth MITE: 18.2% of Clockticks

This metric represents a fraction of cycles during which CPU was stalled due to the MITE fetch pipeline

issues, such as inefficiencies in the instruction decoders.

Front-End Bandwidth DSB: 0.0% of Clockticks **(Info) DSB Coverage:** 22.7%

Issue: A significant fraction of uOps was not delivered by the DSB (known as Decoded ICache or uOp Cache). This may happen if a hot code region is too large to fit into the DSB.

Tips: Consider changing the code layout (for example, via profile-guided optimization) to help your hot regions fit into the DSB.

See the "Optimization for Decoded ICache" section in the Intel 64 and IA-32 Architectures Optimization Reference Manual. Bad Speculation:
Branch Mispredict:
Machine Clears:

6.1% of Pipeline Slots 0.0% of Pipeline Slots 6.1% of Pipeline Slots

```
Back-End Bound:
                           7.3% of Pipeline Slots
  Memory Bound:
                              3.7% of Pipeline Slots
     L1 Bound:
                                 30.1% of Clockticks
        DTLB Overhead:
                                    0.6% of Clockticks
           Load STLB Hit:
                                       0.0% of Clockticks
           Load STLB Miss:
                                       0.6% of Clockticks
        Loads Blocked by Store Forwarding: 0.0% of Clockticks
                                    0.0% of Clockticks
        Lock Latency:
        Split Loads:
                                    0.0% of Clockticks
        4K Aliasing:
                                    0.0% of Clockticks
        FB Full:
                                    0.0% of Clockticks
     L2 Bound:
                                 0.0% of Clockticks
     L3 Bound:
                                 4.3% of Clockticks
        Contested Accesses:
                                    0.0% of Clockticks
                                    0.0% of Clockticks
        Data Sharing:
        L3 Latency:
                                    0.0% of Clockticks
        SO Full:
                                    0.0% of Clockticks
     DRAM Bound:
                                 0.0% of Clockticks
        Memory Bandwidth:
                                    4.3% of Clockticks
        Memory Latency:
                                    21.5% of Clockticks
     Store Bound:
                                 0.0% of Clockticks
        Store Latency:
                                    21.5% of Clockticks
        False Sharing:
                                    0.0% of Clockticks
        Split Stores:
                                    0.0% of Clockticks
        DTLB Store Overhead:
                                    0.9% of Clockticks
           Store STLB Hit:
                                       0.0% of Clockticks
           Store STLB Hit:
                                       0.9% of Clockticks
  Core Bound:
                              3.7% of Pipeline Slots
     Divider:
                                 0.0% of Clockticks
     Port Utilization:
                                 29.9% of Clockticks
        Cycles of 0 Ports Utilized: 27.3% of Clockticks
           Serializing Operations:
                                       17.2% of Clockticks
           Mixing Vectors:
                                       0.0% of uOps
        Cycles of 1 Port Utilized:
                                    9.1% of Clockticks
        Cycles of 2 Ports Utilized: 18.2% of Clockticks
        Cycles of 3+ Ports Utilized: 15.2% of Clockticks
           ALU Operation Utilization: 18.2% of Clockticks
              Port 0:
                                          12.2% of Clockticks
                                          12.2% of Clockticks
              Port 1:
                                          6.1% of Clockticks
              Port 5:
                                         42.5% of Clockticks
              Port 6:
           Load Operation Utilization: 6.1% of Clockticks
              Port 2:
                                          12.2% of Clockticks
              Port 3:
                                          12.2% of Clockticks
                                         12.2% of Clockticks
           Store Operation Utilization:
              Port 4:
                                          12.2% of Clockticks
              Port 7:
                                          0.0% of Clockticks
        Vector Capacity Usage (FPU): 0.0%
Average CPU Frequency: 972.285 MHz
Total Thread Count:
                           9
```

Paused Time: 0s

Effective Physical Core Utilization: 52.6% (2.104 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 37.1% (2.970 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/HHI-VVC/decoder/vvdecapp "-b" "./bin/HHI-VVC/randomaccess_fast.cfg/CLASS_C/ RaceHorses 416x240 30 QP 37 HHI-VVC.bin"

User Name: root

Operating System: 5.4.0-72-generic DISTRIB_ID=Ubuntu DISTRIB_RELEASE=18.04 DISTRIB_CODENAME=bionic DISTRIB_DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 14.3 MB

Collection start time: 07:51:41 19/04/2021 UTC

Collection stop time: 07:51:41 19/04/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

ULX

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected