Intel[®] oneAPI VTune[™] Profiler 2021.1.1 Gold

Elapsed Time: 0.042s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

 Clockticks:
 39,960,000

 Instructions Retired:
 64,260,000

CPI Rate: 0.622 MUX Reliability: 0.946

Retiring: 43.9% of Pipeline Slots 40.2% of Pipeline Slots

 FP Arithmetic:
 0.0% of uOps

 FP x87:
 0.0% of uOps

 FP Scalar:
 0.0% of uOps

 FP Vector:
 0.0% of uOps

 Other:
 100.0% of uOps

Heavy Operations:Microcode Sequencer:
Assists:

3.7% of Pipeline Slots
8.8% of Pipeline Slots
0.0% of Pipeline Slots

Front-End Bound: 27.0% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

Front-End Latency: 13.5% of Pipeline Slots 0.0% of Clockticks **ICache Misses:** ITLB Overhead: 1.4% of Clockticks **Branch Resteers:** 0.0% of Clockticks **Mispredicts Resteers:** 0.0% of Clockticks 0.0% of Clockticks **Clears Resteers: Unknown Branches:** 0.0% of Clockticks **DSB Switches:** 0.0% of Clockticks **Length Changing Prefixes:** 0.0% of Clockticks MS Switches: 0.0% of Clockticks Front-End Bandwidth: 13.5% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end bandwidth issues, such as inefficiencies in the instruction decoders or code restrictions for caching in the DSB (decoded uOps

cache). In such cases, the front-end typically delivers a non-optimal amount of uOps to the back-end.

Front-End Bandwidth MITE: 40.5% of Clockticks

This metric represents a fraction of cycles during which CPU was stalled due to the MITE fetch pipeline issues, such as inefficiencies in the instruction decoders.

Front-End Bandwidth DSB: 0.0% of Clockticks (Info) DSB Coverage: 33.3%

Issue: A significant fraction of u0ps was not delivered by the DSB (known as Decoded ICache or u0p Cache). This may happen if a hot code region is too large to fit into the DSB.

Tips: Consider changing the code layout (for example, via profile-guided optimization) to help your hot regions fit into the DSB.

See the "Optimization for Decoded ICache" section in the Intel 64 and IA-32 Architectures Optimization Reference Manual.

Bad Speculation:6.8% of Pipeline SlotsBranch Mispredict:0.0% of Pipeline SlotsMachine Clears:6.8% of Pipeline SlotsBack-End Bound:22.3% of Pipeline Slots

A significant portion of pipeline slots are remaining empty. When operations take too long in the back-end, they introduce bubbles in the pipeline that ultimately cause fewer pipeline slots containing useful work to be retired per cycle than the machine is capable to support. This opportunity cost results in slower execution. Long-latency operations like divides and memory operations can cause this, as can too many operations being directed to a single execution port (for example, more multiply operations arriving in the back-end per cycle than the execution unit can support).

```
15.5% of Pipeline Slots
  Memory Bound:
     L1 Bound:
                                  13.5% of Clockticks
                                    1.4% of Clockticks
        DTLB Overhead:
           Load STLB Hit:
                                       0.0% of Clockticks
                                       1.4% of Clockticks
           Load STLB Miss:
        Loads Blocked by Store Forwarding: 0.0% of Clockticks
                                    0.0% of Clockticks
        Lock Latency:
        Split Loads:
                                    0.0% of Clockticks
        4K Aliasing:
                                    0.7% of Clockticks
        FB Full:
                                    0.0% of Clockticks
     L2 Bound:
                                 0.0% of Clockticks
     L3 Bound:
                                 0.0% of Clockticks
        Contested Accesses:
                                    0.0% of Clockticks
        Data Sharing:
                                    0.0% of Clockticks
        L3 Latency:
                                    0.0% of Clockticks
        SO Full:
                                    0.0% of Clockticks
     DRAM Bound:
                                 0.0% of Clockticks
        Memory Bandwidth:
                                    0.0% of Clockticks
        Memory Latency:
                                    13.5% of Clockticks
                                 0.0% of Clockticks
     Store Bound:
        Store Latency:
                                    0.0% of Clockticks
                                    0.0% of Clockticks
        False Sharing:
        Split Stores:
                                    0.0% of Clockticks
        DTLB Store Overhead:
                                    3.4% of Clockticks
           Store STLB Hit:
                                       0.0% of Clockticks
           Store STLB Hit:
                                       3.4% of Clockticks
  Core Bound:
                               6.8% of Pipeline Slots
     Divider:
                                 0.0% of Clockticks
     Port Utilization:
                                 5.9% of Clockticks
        Cycles of 0 Ports Utilized: 13.5% of Clockticks
                                     0.0% of Clockticks
           Serializing Operations:
           Mixing Vectors:
                                       0.0% of uOps
        Cycles of 1 Port Utilized: 6.8% of Clockticks
        Cycles of 2 Ports Utilized: 13.5% of Clockticks
        Cycles of 3+ Ports Utilized: 13.5% of Clockticks
           ALU Operation Utilization: 33.8% of Clockticks
              Port 0:
                                          27.0% of Clockticks
              Port 1:
                                          27.0% of Clockticks
                                          27.0% of Clockticks
              Port 5:
                                          54.1% of Clockticks
              Port 6:
           Load Operation Utilization:
                                         13.5% of Clockticks
              Port 2:
                                          27.0% of Clockticks
              Port 3:
                                          40.5% of Clockticks
                                          40.5% of Clockticks
           Store Operation Utilization:
              Port 4:
                                          40.5% of Clockticks
              Port 7:
                                          0.0% of Clockticks
        Vector Capacity Usage (FPU):
                                         0.0%
Average CPU Frequency: 1.053 GHz
Total Thread Count:
                            1
Paused Time:
                            0s
```

Effective Physical Core Utilization: 22.4% (0.895 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 11.2% (0.895 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/hm/decoder/TAppDecoderStatic "-b" "./bin/hm/encoder_lowdelay_main.cfg/CLASS_C/
RaceHorses_416x240_30_QP_37_hm.bin"

User Name: root

Operating System: 5.4.0-65-generic DISTRIB_ID=Ubuntu DISTRIB_RELEASE=18.04 DISTRIB_CODENAME=bionic DISTRIB_DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 9.5 MB

Collection start time: 09:42:02 10/02/2021 UTC

Collection stop time: 09:42:02 10/02/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

ULX

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology: Level 2 capability:

not detected

Level 3 capability: not detected