# Intel<sup>®</sup> oneAPI VTune<sup>™</sup> Profiler 2021.1.1 Gold

Elapsed Time: 0.814s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

**Clockticks:** 2,507,400,000 **Instructions Retired:** 5,385,600,000

CPI Rate: 0.466 MUX Reliability: 0.969

**Retiring:** 51.7% of Pipeline Slots **Light Operations:** 51.0% of Pipeline Slots

FP Arithmetic:
FP x87:
0.0% of uOps
100.0% of uOps
0.0% of uOps
0.0% of uOps
0.0% of uOps
0.0% of uOps

Microcode Sequencer: 1.5% of Pipeline Slots
Assists: 0.0% of Pipeline Slots

**Front-End Bound:** 20.5% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

8.6% of Pipeline Slots Front-End Latency: ICache Misses: 2.2% of Clockticks 0.6% of Clockticks ITLB Overhead: **Branch Resteers:** 4.1% of Clockticks 2.2% of Clockticks **Mispredicts Resteers:** 0.0% of Clockticks **Clears Resteers: Unknown Branches:** 1.9% of Clockticks **DSB Switches:** 2.2% of Clockticks **Length Changing Prefixes:** 2.2% of Clockticks **MS Switches:** 0.0% of Clockticks Front-End Bandwidth: 11.8% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end bandwidth issues, such as inefficiencies in the instruction decoders or code restrictions for caching in the DSB (decoded u0ps cache). In such cases, the front-end typically delivers a non-optimal amount of u0ps to the back-end.

#### Front-End Bandwidth MITE: 25.8% of Clockticks

This metric represents a fraction of cycles during which CPU was stalled due to the MITE fetch pipeline issues, such as inefficiencies in the instruction decoders.

**Front-End Bandwidth DSB:** 4.3% of Clockticks **(Info) DSB Coverage:** 45.7%

Issue: A significant fraction of u0ps was not delivered by the DSB (known as Decoded ICache or u0p Cache). This may happen if a hot code region is too large to fit into the DSB.

Tips: Consider changing the code layout (for example, via profile-guided optimization) to help your hot regions fit into the DSB.

See the "Optimization for Decoded ICache" section in the Intel 64 and IA-32 Architectures Optimization Reference Manual.

Bad Speculation:
Branch Mispredict:
Machine Clears:

Back-End Bound:

7.0% of Pipeline Slots
7.0% of Pipeline Slots
7.0% of Pipeline Slots

A significant portion of pipeline slots are remaining empty. When operations take too long in the back-end, they introduce bubbles in the pipeline that ultimately cause fewer pipeline slots containing useful work to be retired per cycle than the machine is capable to support. This opportunity cost results in slower execution. Long-latency operations like divides and memory operations can cause this, as can too many operations being directed to a single execution port (for example, more multiply operations arriving in the back-end per cycle than the execution unit can support).

**Memory Bound:** 6.4% of Pipeline Slots 6.5% of Clockticks L1 Bound: **DTLB Overhead:** 0.2% of Clockticks **Load STLB Hit:** 0.0% of Clockticks **Load STLB Miss:** 0.2% of Clockticks Loads Blocked by Store Forwarding: 2.8% of Clockticks 0.0% of Clockticks **Lock Latency: Split Loads:** 0.0% of Clockticks 4K Aliasing: 1.0% of Clockticks FB Full: 0.0% of Clockticks 2.2% of Clockticks L2 Bound: L3 Bound: 0.0% of Clockticks **Contested Accesses:** 0.0% of Clockticks 0.0% of Clockticks **Data Sharing:** 4.4% of Clockticks L3 Latency: SO Full: 0.0% of Clockticks **DRAM Bound:** 0.0% of Clockticks **Memory Bandwidth:** 8.6% of Clockticks **Memory Latency:** 8.6% of Clockticks **Store Bound:** 0.0% of Clockticks **Store Latency:** 8.2% of Clockticks

Store STLB Hit: 2.9% of Clockticks
Store STLB Hit: 0.2% of Clockticks
Core Bound: 14.5% of Pipeline Slots

False Sharing:

**DTLB Store Overhead:** 

**Split Stores:** 

This metric represents how much Core non-memory issues were of a bottleneck. Shortage in hardware compute resources, or dependencies software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an 000 resources, certain execution units are overloaded or dependencies in program's data- or instruction- flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).

0.0% of Clockticks 0.1% of Clockticks

3.1% of Clockticks

**Divider:** 0.0% of Clockticks **Port Utilization:** 19.7% of Clockticks

Cycles of 0 Ports Utilized: 7.5% of Clockticks
Serializing Operations: 2.2% of Clockticks

Mixing Vectors: 0.0% of uOps

Cycles of 1 Port Utilized: 6.5% of Clockticks

Cycles of 2 Ports Utilized: 9.7% of Clockticks

Cycles of 3+ Ports Utilized: 25.8% of Clockticks

ALU Operation Utilization: 37.2% of Clockticks

Port 0: 32.3% of Clockticks
Port 1: 34.5% of Clockticks
Port 5: 36.6% of Clockticks
Port 6: 45.2% of Clockticks
Load Operation Utilization: 25.8% of Clockticks
Port 2: 30.2% of Clockticks

Port 3: 32.3% of Clockticks
Store Operation Utilization: 23.7% of Clockticks
Port 4: 23.7% of Clockticks

Port 7: 12.9% of Clockticks

**Vector Capacity Usage (FPU):** 0.0%

**Average CPU Frequency:** 3.128 GHz

**Total Thread Count:** 1 Paused Time: 0s

## **Effective Physical Core Utilization:** 24.6% (0.985 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

## **Effective Logical Core Utilization:** 12.3% (0.985 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

### **Collection and Platform Info:**

**Application Command Line:** ./codecs/HHI-VVC/encoder/vvencFFapp "-c" "./configs/HHI-VVC/randomaccess\_faster.cfg" "-i" "./sequences/CLASS\_C/RaceHorses\_416x240\_30.yuv" "-wdt" "416" "-hgt" "240" "-b" "./bin/HHI-VVC/randomaccess\_faster.cfg/CLASS\_C/RaceHorses\_416x240\_30\_QP\_32\_HHI-VVC.bin" "-o" "./rec\_yuv/HHI-VVC/randomaccess\_faster.cfg/CLASS\_C/RaceHorses\_416x240\_30\_QP\_32\_HHI-VVC.yuv" "-fr" "30" "-fs" "0" "-f" "2" "-a" "32"

**User Name:** root

**Operating System:** 5.4.0-72-generic DISTRIB\_ID=Ubuntu DISTRIB\_RELEASE=18.04 DISTRIB\_CODENAME=bionic DISTRIB\_DESCRIPTION="Ubuntu 18.04.5 LTS"

**Computer Name:** eimon

**Result Size:** 15.9 MB

**Collection start time:** 22:17:52 18/04/2021 UTC

**Collection stop time:** 22:17:53 18/04/2021 UTC

**Collector Type:** Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

ULX

**Frequency:** 1.992 GHz

**Logical CPU Count:** 8

**Cache Allocation Technology:** 

**Level 2 capability:** not detected

**Level 3 capability:** not detected