

Elapsed Time:	4.405s
Clockticks:	9,385,200,000
Instructions Retired:	20,187,000,000
CPI Rate:	0.465
MUX Reliability:	0.995
Retiring:	56.8% of Pipeline Slots
Light Operations:	51.0% of Pipeline Slots
FP Arithmetic:	1.0% of uOps
FP x87:	0.0% of uOps
FP Scalar:	1.0% of uOps
FP Vector:	0.0% of uOps
Other:	99.0% of uOps
Heavy Operations:	5.8% of Pipeline Slots
Microcode Sequencer:	1.0% of Pipeline Slots
Assists:	0.0% of Pipeline Slots
Front-End Bound:	20.1% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

Front-End Latency:	8.1% of Pipeline Slots
ICache Misses:	2.3% of Clockticks
ITLB Overhead:	0.3% of Clockticks
Branch Resteers:	5.6% of Clockticks
Mispredicts Resteers:	4.6% of Clockticks
Clears Resteers:	0.0% of Clockticks
Unknown Branches:	1.0% of Clockticks
DSB Switches:	2.3% of Clockticks
Length Changing Prefixes:	0.0% of Clockticks
MS Switches:	0.0% of Clockticks
Front-End Bandwidth:	12.1% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end bandwidth issues, such as inefficiencies in the instruction decoders or code restrictions for caching in the DSB (decoded uOps cache). In such cases, the front-end typically delivers a non-optimal amount of uOps to the back-end.

Front-End Bandwidth MITE: 25.9% of Clockticks

This metric represents a fraction of cycles during which CPU was stalled due to the MITE fetch pipeline issues, such as inefficiencies in the instruction decoders.

Front-End Bandwidth DSB: 6.3% of Clockticks
(Info) DSB Coverage: 45.8%

Issue: A significant fraction of uOps was not delivered by the DSB (known as Decoded ICache or uOp Cache). This may happen if a hot code region is too large to fit into the DSB.

Tips: Consider changing the code layout (for example, via profile-guided optimization) to help your hot regions fit into the DSB.

See the "Optimization for Decoded ICache" section in the Intel 64 and IA-32 Architectures Optimization Reference Manual.

Bad Speculation:	14.5% of Pipeline Slots
Branch Mispredict:	14.5% of Pipeline Slots
Machine Clears:	0.0% of Pipeline Slots

Back-End Bound:	8.5% of Pipeline Slots
Memory Bound:	2.3% of Pipeline Slots
L1 Bound:	6.3% of Clockticks
DTLB Overhead:	0.0% of Clockticks
Load STLB Hit:	0.0% of Clockticks
Load STLB Miss:	0.0% of Clockticks
Loads Blocked by Store Forwarding:	4.5% of Clockticks
Lock Latency:	0.0% of Clockticks
Split Loads:	0.0% of Clockticks
4K Aliasing:	0.9% of Clockticks
FB Full:	0.0% of Clockticks
L2 Bound:	0.0% of Clockticks
L3 Bound:	0.6% of Clockticks
Contested Accesses:	0.0% of Clockticks
Data Sharing:	0.0% of Clockticks
L3 Latency:	1.8% of Clockticks
SQ Full:	0.0% of Clockticks
DRAM Bound:	0.0% of Clockticks
Memory Bandwidth:	0.6% of Clockticks
Memory Latency:	2.9% of Clockticks
Store Bound:	0.6% of Clockticks
Store Latency:	7.5% of Clockticks
False Sharing:	0.0% of Clockticks
Split Stores:	0.2% of Clockticks
DTLB Store Overhead:	3.1% of Clockticks
Store STLB Hit:	3.1% of Clockticks
Store STLB Hit:	0.0% of Clockticks
Core Bound:	6.3% of Pipeline Slots
Divider:	0.0% of Clockticks
Port Utilization:	20.7% of Clockticks
Cycles of 0 Ports Utilized:	8.6% of Clockticks
Serializing Operations:	0.0% of Clockticks
Mixing Vectors:	0.0% of uOps
Cycles of 1 Port Utilized:	5.5% of Clockticks
Cycles of 2 Ports Utilized:	7.8% of Clockticks
Cycles of 3+ Ports Utilized:	27.0% of Clockticks
ALU Operation Utilization:	34.2% of Clockticks
Port 0:	29.9% of Clockticks
Port 1:	32.2% of Clockticks
Port 5:	34.5% of Clockticks
Port 6:	40.3% of Clockticks
Load Operation Utilization:	33.4% of Clockticks
Port 2:	40.3% of Clockticks
Port 3:	41.4% of Clockticks
Store Operation Utilization:	30.5% of Clockticks
Port 4:	30.5% of Clockticks
Port 7:	15.5% of Clockticks
Vector Capacity Usage (FPU):	25.0%
Average CPU Frequency:	2.166 GHz
Total Thread Count:	1

Paused Time: 0s

Effective Physical Core Utilization: 24.6% (0.984 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead

of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 12.3% (0.984 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/HM/encoder/TAppEncoderStatic "-c" "./configs/HM/encoder_lowdelay_main.cfg" "-i" "./sequences/CLASS_C/RaceHorses_416x240_30.yuv" "-wdt" "416" "-hgt" "240" "-b" "./bin/HM/encoder_lowdelay_main.cfg/CLASS_C/RaceHorses_416x240_30_QP_22_HM.bin" "-o" "./rec_yuv/HM/encoder_lowdelay_main.cfg/CLASS_C/RaceHorses_416x240_30_QP_22_HM.yuv" "-fr" "30" "-fs" "0" "-f" "2" "-q" "22"

User Name: root

Operating System: 5.4.0-72-generic DISTRIB_ID=Ubuntu
DISTRIB_RELEASE=18.04 DISTRIB_CODENAME=bionic
DISTRIB_DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 22.3 MB

Collection start time: 21:59:30 18/04/2021 UTC

Collection stop time: 21:59:35 18/04/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake
ULX

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected