Elapsed Time: 2.004s

Clockticks: 5,270,400,000 **Instructions Retired:** 12,362,400,000

CPI Rate: 0.426 MUX Reliability: 0.996

Retiring: 62.2% of Pipeline Slots **Light Operations:** 56.1% of Pipeline Slots

 FP Arithmetic:
 0.8% of uOps

 FP x87:
 0.0% of uOps

 FP Scalar:
 0.8% of uOps

 FP Vector:
 0.0% of uOps

 Other:
 99.2% of uOps

Heavy Operations: 6.2% of Pipeline Slots **Microcode Sequencer:** 1.2% of Pipeline Slots **Assists:** 0.0% of Pipeline Slots

Front-End Bound: 17.4% of Pipeline Slots
Front-End Latency: 7.2% of Pipeline Slots
ICache Misses: 2.0% of Clockticks
ITLB Overhead: 0.2% of Clockticks
Branch Resteers: 3.5% of Clockticks
Mispredicts Resteers: 3.1% of Clockticks
Clears Resteers: 0.0% of Clockticks

Unknown Branches: 0.5% of Clockticks
DSB Switches: 2.0% of Clockticks
Length Changing Prefixes: 0.0% of Clockticks
MS Switches: 0.0% of Clockticks
Front-End Bandwidth: 10.2% of Pipeline Slots
Front-End Bandwidth MITE: 26.6% of Clockticks

Front-End Bandwidth DSB: 6.1% of Clockticks

(Info) DSB Coverage: 39.1%

Bad Speculation: 9.5% of Pipeline Slots **Branch Mispredict:** 9.5% of Pipeline Slots **Machine Clears:** 0.0% of Pipeline Slots

```
Back-End Bound:
                            10.9% of Pipeline Slots
                               3.0% of Pipeline Slots
  Memory Bound:
     L1 Bound:
                                 6.1% of Clockticks
        DTLB Overhead:
                                    0.0% of Clockticks
                                       0.0% of Clockticks
           Load STLB Hit:
                                       0.0% of Clockticks
           Load STLB Miss:
        Loads Blocked by Store Forwarding: 5.3% of Clockticks
                                    0.0% of Clockticks
        Lock Latency:
        Split Loads:
                                    0.0% of Clockticks
        4K Aliasing:
                                    1.5% of Clockticks
        FB Full:
                                    0.0% of Clockticks
     L2 Bound:
                                 1.0% of Clockticks
     L3 Bound:
                                 0.0% of Clockticks
        Contested Accesses:
                                    0.0% of Clockticks
        Data Sharing:
                                    0.0% of Clockticks
        L3 Latency:
                                    2.2% of Clockticks
                                    0.0% of Clockticks
        SO Full:
     DRAM Bound:
                                 0.0% of Clockticks
        Memory Bandwidth:
                                    0.0% of Clockticks
        Memory Latency:
                                    4.1% of Clockticks
     Store Bound:
                                 1.0% of Clockticks
        Store Latency:
                                    9.5% of Clockticks
                                    0.0% of Clockticks
        False Sharing:
        Split Stores:
                                    0.3% of Clockticks
        DTLB Store Overhead:
                                    3.2% of Clockticks
           Store STLB Hit:
                                       3.2% of Clockticks
           Store STLB Hit:
                                       0.0% of Clockticks
  Core Bound:
                               7.9% of Pipeline Slots
     Divider:
                                 0.0% of Clockticks
                                 21.5% of Clockticks
     Port Utilization:
        Cycles of 0 Ports Utilized: 7.2% of Clockticks
           Serializing Operations:
                                     0.0% of Clockticks
           Mixing Vectors:
                                       0.0% of uOps
        Cycles of 1 Port Utilized: 5.6% of Clockticks
        Cycles of 2 Ports Utilized: 8.2% of Clockticks
        Cycles of 3+ Ports Utilized: 28.7% of Clockticks
           ALU Operation Utilization: 36.9% of Clockticks
              Port 0:
                                          32.8% of Clockticks
              Port 1:
                                          36.9% of Clockticks
                                          37.9% of Clockticks
              Port 5:
                                          40.0% of Clockticks
              Port 6:
           Load Operation Utilization:
                                         35.3% of Clockticks
              Port 2:
                                          42.0% of Clockticks
                                          44.1% of Clockticks
              Port 3:
           Store Operation Utilization:
                                          31.8% of Clockticks
              Port 4:
                                          31.8% of Clockticks
              Port 7:
                                          16.4% of Clockticks
        Vector Capacity Usage (FPU): 25.0%
Average CPU Frequency: 2.671 GHz
Total Thread Count:
                            1
Paused Time:
                            0s
```

Effective Physical Core Utilization: 24.6% (0.985 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 12.3% (0.985 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/hm/encoder/TAppEncoderStatic "-c" "./configs/hm/encoder_lowdelay_main.cfg" "-i" "./sequences/CLASS_C/RaceHorses_416x240_30.yuv" "-wdt" "416" "-hgt" "240" "-b" "./bin/hm/encoder_lowdelay_main.cfg/CLASS_C/RaceHorses_416x240_30_QP_32_hm.bin" "-o" "./rec_yuv/hm/encoder_lowdelay_main.cfg/CLASS_C/RaceHorses_416x240_30_QP_32_hm.yuv" "-fr" "30" "-fs" "0" "-f" "2" "-q" "32"

User Name: root

Operating System: 5.4.0-65-generic DISTRIB_ID=Ubuntu DISTRIB_RELEASE=18.04 DISTRIB_CODENAME=bionic DISTRIB_DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 16.3 MB

Collection start time: 04:49:34 10/02/2021 UTC

Collection stop time: 04:49:36 10/02/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

ULX

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected