Intel[®] oneAPI VTune[™] Profiler 2021.1.1 Gold

Elapsed Time: 0.047s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

Clockticks: 138,060,000 **Instructions Retired:** 119,340,000

CPI Rate: 1.157

The CPI may be too high. This could be caused by issues such as memory stalls, instruction starvation, branch misprediction or long latency instructions. Explore the other hardware-related metrics to identify what is causing high CPI.

MUX Reliability: 0.799

Retiring: 32.5% of Pipeline Slots Light Operations: 29.8% of Pipeline Slots

 FP Arithmetic:
 0.0% of uOps

 FP x87:
 0.0% of uOps

 FP Scalar:
 0.0% of uOps

 FP Vector:
 0.0% of uOps

 Other:
 100.0% of uOps

Heavy Operations: 2.7% of Pipeline Slots **Microcode Sequencer:** 6.2% of Pipeline Slots **Assists:** 0.0% of Pipeline Slots

Front-End Bound: 25.4% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

Front-End Latency: 22.6% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end latency issues, such as instruction-cache misses, ITLB misses or fetch stalls after a branch misprediction. In such cases, the front-end delivers no uOps.

ICache Misses:0.0% of ClockticksITLB Overhead:2.0% of ClockticksBranch Resteers:9.2% of Clockticks

Issue: A significant fraction of cycles was stalled due to Branch Resteers. Branch Resteers estimate the Front-End delay in fetching operations from corrected path, following all sorts of mispredicted branches. For example, branchy code with lots of mispredictions might get categorized as Branch Resteers. Note the value of this node may overlap its siblings.

Mispredicts Resteers:0.0% of ClockticksClears Resteers:3.9% of ClockticksUnknown Branches:5.3% of Clockticks

A significant fraction of cycles could be stalled due to new branch address clears. These are fetched branches the Branch Prediction Unit was unable to recognize (First fetch or hitting BPU capacity limit).

DSB Switches: 0.0% of Clockticks
Length Changing Prefixes: 0.0% of Clockticks
MS Switches: 0.0% of Clockticks

Issue: A significant fraction of cycles was stalled due to switches of uOp delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB or MITE pipelines. Certain operations cannot be handled natively by the execution pipeline, and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uOp flows required by CISC instructions like CPUID, or uncommon conditions like Floating Point Assists when dealing with Denormals. Note that this metric value may be highlighted due to Microcode Sequencer issue.

Front-End Bandwidth: 2.8% of Pipeline Slots **Front-End Bandwidth MITE:** 28.2% of Clockticks **Front-End Bandwidth DSB:** 0.0% of Clockticks

(Info) DSB Coverage: 27.3%

Bad Speculation:4.2% of Pipeline SlotsBranch Mispredict:0.0% of Pipeline SlotsMachine Clears:4.2% of Pipeline SlotsBack-End Bound:37.9% of Pipeline Slots

A significant portion of pipeline slots are remaining empty. When operations take too long in the back-end, they introduce bubbles in the pipeline that ultimately cause fewer pipeline slots containing useful work to be retired per cycle than the machine is capable to support. This opportunity cost results in slower execution. Long-latency operations like divides and memory operations can cause this, as can too many operations being directed to a single execution port (for example, more multiply operations arriving in the back-end per cycle than the execution unit can support).

Memory Bound: 21.9% of Pipeline Slots

The metric value is high. This can indicate that the significant fraction of execution pipeline slots could be stalled due to demand memory load and stores. Use Memory Access analysis to have the metric breakdown by memory hierarchy, memory bandwidth information, correlation by memory objects.

L1 Bound: 7.8% of Clockticks

DTLB Overhead: 1.6% of Clockticks

Load STLB Hit: 0.0% of Clockticks

Load STLB Miss: 1.6% of Clockticks

Loads Blocked by Store Forwarding: 0.0% of Clockticks

Lock Latency:
Split Loads:
4K Aliasing:
FB Full:

L2 Bound:

0.0% of Clockticks
0.0% of Clockticks
0.0% of Clockticks

This metric shows how often machine was stalled on L2 cache. Avoiding cache misses (L1 misses/L2 hits) will improve the latency and increase performance.

L3 Bound:

Contested Accesses:

Data Sharing:

L3 Latency: SO Full:

DRAM Bound:

Memory Bandwidth:

Memory Latency:

Store Bound:

Store Latency:

False Sharing:

Split Stores:

DTLB Store Overhead:

Store STLB Hit:

Store STLB Hit:

Core Bound:

3.9% of Clockticks

0.0% of Clockticks

7.8% of Clockticks

19.6% of Clockticks

0.0% of Clockticks

15.6% of Clockticks

0.0% of Clockticks

0.0% of Clockticks

1.7% of Clockticks

0.0% of Clockticks

1.7% of Clockticks

16.0% of Pipeline Slots

This metric represents how much Core non-memory issues were of a bottleneck. Shortage in hardware compute resources, or dependencies software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an 000 resources, certain execution units are overloaded or dependencies in program's data- or instruction- flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).

Divider: 0.0% of Clockticks **Port Utilization:** 14.3% of Clockticks

Cycles of 0 Ports Utilized: 28.2% of Clockticks **Serializing Operations:** 19.6% of Clockticks

Mixing Vectors: 0.0% of uOps

Cycles of 1 Port Utilized: 5.6% of Clockticks

Cycles of 2 Ports Utilized: 16.9% of Clockticks

Cycles of 3+ Ports Utilized: 19.8% of Clockticks

ALU Operation Utilization: 16.9% of Clockticks

Port 0: 11.3% of Clockticks
Port 5: 11.3% of Clockticks
Port 6: 33.9% of Clockticks
Load Operation Utilization: 8.5% of Clockticks

Port 3: 11.3% of Clockticks
Store Operation Utilization: 11.3% of Clockticks
Port 4: 11.3% of Clockticks

Port 7: 5.6% of Clockticks

11.3% of Clockticks

Vector Capacity Usage (FPU): 0.0%

Average CPU Frequency: 970.688 MHz

Port 2:

Total Thread Count: 9 **Paused Time:** 0s

Effective Physical Core Utilization: 51.0% (2.039 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 36.8% (2.945 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/HHI-VVC/decoder/vvdecapp "-b"

"./bin/HHI-VVC/randomaccess_fast.cfg/CLASS_C/ RaceHorses 416x240 30 QP 32 HHI-VVC.bin"

User Name: root

Operating System: 5.4.0-72-generic DISTRIB_ID=Ubuntu

DISTRIB RELEASE=18.04 DISTRIB CODENAME=bionic

DISTRIB DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 14.7 MB

Collection start time: 22:30:13 18/04/2021 UTC

Collection stop time: 22:30:13 18/04/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

ULX

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected

Intel[®] oneAPI VTune[™] Profiler 2021.1.1 Gold

Elapsed Time: 0.041s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

Clockticks: 131,940,000 **Instructions Retired:** 117,180,000

CPI Rate: 1.126

The CPI may be too high. This could be caused by issues such as memory stalls, instruction starvation, branch misprediction or long latency instructions. Explore the other hardware-related metrics to identify what is causing high CPI.

MUX Reliability: 0.900

Retiring: 35.2% of Pipeline Slots **Light Operations:** 30.5% of Pipeline Slots

 FP Arithmetic:
 0.0% of uOps

 FP x87:
 0.0% of uOps

 FP Scalar:
 0.0% of uOps

 FP Vector:
 0.0% of uOps

 Other:
 100.0% of uOps

Heavy Operations: 4.6% of Pipeline Slots **Microcode Sequencer:** 7.8% of Pipeline Slots **Assists:** 0.0% of Pipeline Slots

Front-End Bound: 28.1% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

Front-End Latency: 22.5% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end latency issues, such as instruction-cache misses, ITLB misses or fetch stalls after a branch misprediction. In such cases, the front-end delivers no uOps.

4.1% of Clockticks ICache Misses: ITLB Overhead: 1.6% of Clockticks 1.8% of Clockticks **Branch Resteers: Mispredicts Resteers:** 0.0% of Clockticks **Clears Resteers:** 0.0% of Clockticks 1.8% of Clockticks Unknown Branches: 0.0% of Clockticks DSB Switches: **Length Changing Prefixes:** 0.0% of Clockticks MS Switches: 0.0% of Clockticks

Issue: A significant fraction of cycles was stalled due to switches of uOp delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB or MITE pipelines. Certain operations cannot be handled natively by the execution pipeline, and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uOp flows required by CISC instructions like CPUID, or uncommon conditions like Floating Point Assists when dealing with Denormals. Note that this metric value may be highlighted due to Microcode Sequencer issue.

Front-End Bandwidth: 5.6% of Pipeline Slots Front-End Bandwidth MITE: 33.8% of Clockticks Front-End Bandwidth DSB: 0.0% of Clockticks

(Info) DSB Coverage: 20.0%

action: 2.8% of Pipeline Slots
O.0% of Pipeline Slots
O.0% of Pipeline Slots
O.0% of Pipeline Slots **Bad Speculation:** 0.0% of Pipeline Slots 2.8% of Pipeline Slots Back-End Bound: 33.9% of Pipeline Slots

A significant portion of pipeline slots are remaining empty. When operations take too long in the back-end, they introduce bubbles in the pipeline that ultimately cause fewer pipeline slots containing useful work to be retired per cycle than the machine is capable to support. This opportunity cost results in slower execution. Long-latency operations like divides and memory operations can cause this, as can too many operations being directed to a single execution port (for example, more multiply operations arriving in the back-end per cycle than the execution unit can support).

Memory Bound: 31.1% of Pipeline Slots The metric value is high. This can indicate that the significant fraction of execution pipeline slots could be stalled due to demand memory load and stores. Use Memory Access analysis to have the metric breakdown by memory hierarchy, memory bandwidth information, correlation by memory objects.

L1 Bound: 16.4% of Clockticks

This metric shows how often machine was stalled without missing the L1 data cache. The L1 cache typically has the shortest latency. However, in certain cases like loads blocked on older stores, a load might suffer a high latency even though it is being satisfied by the L1. Note that this metric value may be highlighted due to DTLB Overhead or Cycles of 1 Port Utilized issues.

DTLB Overhead: 0.2% of Clockticks
Load STLB Hit: 0.0% of Clockticks
Load STLB Miss: 0.2% of Clockticks

Loads Blocked by Store Forwarding: 0.0% of Clockticks **Lock Latency:** 0.0% of Clockticks

A significant fraction of CPU cycles spent handling cache misses due to lock operations. Due to the microarchitecture handling of locks, they are classified as L1 Bound regardless of what memory source satisfied them. Note that this metric value may be highlighted due to Store Latency issue.

Split Loads: 0.0% of Clockticks **4K Aliasing:** 0.0% of Clockticks **FB Full:** 0.0% of Clockticks

This metric does a rough estimation of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed. The higher the metric value, the deeper the memory hierarchy level the misses are satisfied from. Often it hints on approaching bandwidth limits (to L2 cache, L3 cache or external memory). Avoid adding software prefetches if indeed memory BW limited.

0.0% of Clockticks L2 Bound: L3 Bound: 4.1% of Clockticks **Contested Accesses:** 0.0% of Clockticks 0.0% of Clockticks **Data Sharing:** 0.0% of Clockticks L3 Latency: 0.0% of Clockticks SO Full: **DRAM Bound:** 0.0% of Clockticks **Memory Bandwidth:** 4.1% of Clockticks **Memory Latency:** 32.7% of Clockticks **Store Bound:** 0.0% of Clockticks **Store Latency:** 12.3% of Clockticks **False Sharing:** 0.0% of Clockticks 0.0% of Clockticks **Split Stores: DTLB Store Overhead:** 0.0% of Clockticks Store STLB Hit: 0.0% of Clockticks **Store STLB Hit:** 0.0% of Clockticks Core Bound: 2.7% of Pipeline Slots Divider: 0.0% of Clockticks **Port Utilization:** 1.4% of Clockticks Cycles of 0 Ports Utilized: 25.3% of Clockticks Serializing Operations: 16.4% of Clockticks Mixing Vectors: 0.0% of uOps Cycles of 1 Port Utilized: 16.9% of Clockticks Cycles of 2 Ports Utilized: 8.4% of Clockticks Cycles of 3+ Ports Utilized: 16.9% of Clockticks **ALU Operation Utilization:** 18.3% of Clockticks Port 0: 16.9% of Clockticks 16.9% of Clockticks Port 1: 11.3% of Clockticks Port 5: 28.1% of Clockticks Port 6: **Load Operation Utilization:** 11.3% of Clockticks Port 2: 16.9% of Clockticks Port 3: 11.3% of Clockticks 5.6% of Clockticks Store Operation Utilization: Port 4: 5.6% of Clockticks **Port 7:** 0.0% of Clockticks **Vector Capacity Usage (FPU):** 0.0% **Average CPU Frequency:** 987.913 MHz **Total Thread Count:** 9 **Paused Time:** 0s

Effective Physical Core Utilization: 57.7% (2.307 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization

- incorrect affinity that utilizes logical cores instead of physical cores Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 39.7% (3.173 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/HHI-VVC/decoder/vvdecapp "-b" "./bin/HHI-VVC/randomaccess_fast.cfg/CLASS_C/ RaceHorses_416x240_30_QP_32_HHI-VVC.bin"

User Name: root

Operating System: 5.4.0-72-generic DISTRIB_ID=Ubuntu DISTRIB_RELEASE=18.04 DISTRIB_CODENAME=bionic DISTRIB_DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 14.3 MB

Collection start time: 07:50:28 19/04/2021 UTC

Collection stop time: 07:50:28 19/04/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

ULX

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected