

Elapsed Time: 0.215s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

| | |
|----------------------------------|-------------------------|
| Clockticks: | 523,080,000 |
| Instructions Retired: | 972,540,000 |
| CPI Rate: | 0.538 |
| MUX Reliability: | 0.999 |
| Retiring: | 48.0% of Pipeline Slots |
| Light Operations: | 44.4% of Pipeline Slots |
| FP Arithmetic: | 0.0% of uOps |
| FP x87: | 0.0% of uOps |
| FP Scalar: | 0.0% of uOps |
| FP Vector: | 0.0% of uOps |
| Other: | 100.0% of uOps |
| Heavy Operations: | 3.6% of Pipeline Slots |
| Microcode Sequencer: | 3.5% of Pipeline Slots |
| Assists: | 0.0% of Pipeline Slots |
| Front-End Bound: | 17.8% of Pipeline Slots |
| Front-End Latency: | 7.2% of Pipeline Slots |
| ICache Misses: | 1.0% of Clockticks |
| ITLB Overhead: | 0.7% of Clockticks |
| Branch Resteers: | 3.0% of Clockticks |
| Mispredicts Resteers: | 2.1% of Clockticks |
| Clears Resteers: | 0.0% of Clockticks |
| Unknown Branches: | 0.9% of Clockticks |
| DSB Switches: | 2.1% of Clockticks |
| Length Changing Prefixes: | 0.0% of Clockticks |
| MS Switches: | 2.1% of Clockticks |
| Front-End Bandwidth: | 10.6% of Pipeline Slots |
| Front-End Bandwidth MITE: | 28.9% of Clockticks |
| Front-End Bandwidth DSB: | 3.1% of Clockticks |
| (Info) DSB Coverage: | 38.9% |
| Bad Speculation: | 7.5% of Pipeline Slots |
| Branch Mispredict: | 7.5% of Pipeline Slots |
| Machine Clears: | 0.0% of Pipeline Slots |
| Back-End Bound: | 26.7% of Pipeline Slots |

A significant portion of pipeline slots are remaining empty. When operations take too long in the back-end, they introduce bubbles in the pipeline that ultimately cause fewer pipeline slots containing useful work to be retired per cycle than the machine is capable to support. This opportunity cost results in slower execution. Long-latency operations like divides and memory operations can cause

this, as can too many operations being directed to a single execution port (for example, more multiply operations arriving in the back-end per cycle than the execution unit can support).

| | |
|---|-------------------------|
| Memory Bound: | 10.9% of Pipeline Slots |
| L1 Bound: | 8.3% of Clockticks |
| DTLB Overhead: | 0.7% of Clockticks |
| Load STLB Hit: | 0.0% of Clockticks |
| Load STLB Miss: | 0.7% of Clockticks |
| Loads Blocked by Store Forwarding: | 0.7% of Clockticks |
| Lock Latency: | 0.0% of Clockticks |
| Split Loads: | 0.0% of Clockticks |
| 4K Aliasing: | 0.6% of Clockticks |
| FB Full: | 0.0% of Clockticks |
| L2 Bound: | 0.0% of Clockticks |
| L3 Bound: | 1.0% of Clockticks |
| Contested Accesses: | 0.0% of Clockticks |
| Data Sharing: | 0.0% of Clockticks |
| L3 Latency: | 1.0% of Clockticks |
| SQ Full: | 0.0% of Clockticks |
| DRAM Bound: | 3.1% of Clockticks |
| Memory Bandwidth: | 8.3% of Clockticks |
| Memory Latency: | 8.3% of Clockticks |
| Store Bound: | 2.1% of Clockticks |
| Store Latency: | 10.9% of Clockticks |
| False Sharing: | 0.0% of Clockticks |
| Split Stores: | 0.1% of Clockticks |
| DTLB Store Overhead: | 4.7% of Clockticks |
| Store STLB Hit: | 3.7% of Clockticks |
| Store STLB Hit: | 1.0% of Clockticks |
| Core Bound: | 15.8% of Pipeline Slots |

This metric represents how much Core non-memory issues were of a bottleneck. Shortage in hardware compute resources, or dependencies software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an 000 resources, certain execution units are overloaded or dependencies in program's data- or instruction- flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).

| | |
|--------------------------|---------------------|
| Divider: | 1.0% of Clockticks |
| Port Utilization: | 20.9% of Clockticks |

Issue: A significant fraction of cycles was stalled due to Core non-divider-related issues.

Tips: Use vectorization to reduce pressure on the execution ports as multiple elements are calculated with same uOp.

Cycles of 0 Ports Utilized: 14.5% of Clockticks
Serializing Operations: 7.2% of Clockticks
Mixing Vectors: 0.0% of uOps
Cycles of 1 Port Utilized: 5.2% of Clockticks
Cycles of 2 Ports Utilized: 8.3% of Clockticks
Cycles of 3+ Ports Utilized: 23.2% of Clockticks
ALU Operation Utilization: 30.5% of Clockticks
Port 0: 25.8% of Clockticks
Port 1: 28.9% of Clockticks
Port 5: 36.1% of Clockticks
Port 6: 31.0% of Clockticks
Load Operation Utilization: 24.3% of Clockticks
Port 2: 31.0% of Clockticks
Port 3: 33.0% of Clockticks
Store Operation Utilization: 25.8% of Clockticks
Port 4: 25.8% of Clockticks
Port 7: 10.3% of Clockticks
Vector Capacity Usage (FPU): 0.0%
Average CPU Frequency: 2.657 GHz
Total Thread Count: 1
Paused Time: 0s

Effective Physical Core Utilization: 22.9% (0.914 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead

of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 11.4% (0.914 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/hm/decoder/TAppDecoderStatic "-b" ".bin/hm/encoder_intra_main.cfg/CLASS_A/Kimono_1920x1080_24_QP_27_hm.bin"

User Name: root

Operating System: 5.4.0-65-generic DISTRIB_ID=Ubuntu
DISTRIB_RELEASE=18.04 DISTRIB_CODENAME=bionic
DISTRIB_DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 14.1 MB

Collection start time: 09:30:49 10/02/2021 UTC

Collection stop time: 09:30:49 10/02/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake
ULX

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected