

**Elapsed Time:** 0.058s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

<b>Clockticks:</b>	70,920,000
<b>Instructions Retired:</b>	112,140,000
<b>CPI Rate:</b>	0.632
<b>MUX Reliability:</b>	0.914
<b>Retiring:</b>	43.8% of Pipeline Slots
<b>Light Operations:</b>	37.6% of Pipeline Slots
<b>FP Arithmetic:</b>	0.0% of uOps
<b>FP x87:</b>	0.0% of uOps
<b>FP Scalar:</b>	0.0% of uOps
<b>FP Vector:</b>	0.0% of uOps
<b>Other:</b>	100.0% of uOps
<b>Heavy Operations:</b>	6.2% of Pipeline Slots
<b>Microcode Sequencer:</b>	3.1% of Pipeline Slots
<b>Assists:</b>	0.0% of Pipeline Slots
<b>Front-End Bound:</b>	22.8% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

**Front-End Latency:** 15.2% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end latency issues, such as instruction-cache misses, ITLB misses or fetch stalls after a branch misprediction. In such cases, the front-end delivers no uOps.

<b>ICache Misses:</b>	0.0% of Clockticks
<b>ITLB Overhead:</b>	0.8% of Clockticks
<b>Branch Resteers:</b>	11.0% of Clockticks

Issue: A significant fraction of cycles was stalled due to Branch Resteers. Branch Resteers estimate the

Front-End delay in fetching operations from corrected path, following all sorts of mispredicted branches. For example, branchy code with lots of mispredictions might get categorized as Branch Resteers. Note the value of this node may overlap its siblings.

**Mispredicts Resteers:** 0.0% of Clockticks  
**Clears Resteers:** 7.6% of Clockticks

A significant fraction of cycles could be stalled due to Branch Resteers as a result of Machine Clears.

**Unknown Branches:** 3.4% of Clockticks  
**DSB Switches:** 0.0% of Clockticks  
**Length Changing Prefixes:** 0.0% of Clockticks  
**MS Switches:** 0.0% of Clockticks  
**Front-End Bandwidth:** 7.6% of Pipeline Slots  
**Front-End Bandwidth MITE:** 22.8% of Clockticks  
**Front-End Bandwidth DSB:** 0.0% of Clockticks  
**(Info) DSB Coverage:** 34.5%  
**Bad Speculation:** 9.5% of Pipeline Slots  
**Branch Mispredict:** 0.0% of Pipeline Slots  
**Machine Clears:** 9.5% of Pipeline Slots  
**Back-End Bound:** 23.9% of Pipeline Slots

A significant portion of pipeline slots are remaining empty. When operations take too long in the back-end, they introduce bubbles in the pipeline that ultimately cause fewer pipeline slots containing useful work to be retired per cycle than the machine is capable to support. This opportunity cost results in slower execution. Long-latency operations like divides and memory operations can cause this, as can too many operations being directed to a single execution port (for example, more multiply operations arriving in the back-end per cycle than the execution unit can support).

<b>Memory Bound:</b>	9.8% of Pipeline Slots
<b>L1 Bound:</b>	15.2% of Clockticks
<b>DTLB Overhead:</b>	1.9% of Clockticks
<b>Load STLH Hit:</b>	0.0% of Clockticks
<b>Load STLH Miss:</b>	1.9% of Clockticks
<b>Loads Blocked by Store Forwarding:</b>	0.0% of Clockticks
<b>Lock Latency:</b>	0.0% of Clockticks
<b>Split Loads:</b>	0.0% of Clockticks
<b>4K Aliasing:</b>	0.4% of Clockticks
<b>FB Full:</b>	0.0% of Clockticks
<b>L2 Bound:</b>	0.0% of Clockticks
<b>L3 Bound:</b>	0.0% of Clockticks
<b>Contested Accesses:</b>	0.0% of Clockticks
<b>Data Sharing:</b>	0.0% of Clockticks
<b>L3 Latency:</b>	8.3% of Clockticks
<b>SQ Full:</b>	0.0% of Clockticks
<b>DRAM Bound:</b>	0.0% of Clockticks
<b>Memory Bandwidth:</b>	15.2% of Clockticks
<b>Memory Latency:</b>	7.6% of Clockticks
<b>Store Bound:</b>	0.0% of Clockticks
<b>Store Latency:</b>	0.0% of Clockticks
<b>False Sharing:</b>	0.0% of Clockticks
<b>Split Stores:</b>	0.0% of Clockticks
<b>DTLB Store Overhead:</b>	0.8% of Clockticks
<b>Store STLH Hit:</b>	0.0% of Clockticks
<b>Store STLH Hit:</b>	0.8% of Clockticks
<b>Core Bound:</b>	14.1% of Pipeline Slots

This metric represents how much Core non-memory issues were of a bottleneck. Shortage in hardware compute resources, or dependencies software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an OOO resources, certain execution units are overloaded or dependencies in program's data- or instruction- flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).

<b>Divider:</b>	0.0% of Clockticks
<b>Port Utilization:</b>	21.9% of Clockticks

Issue: A significant fraction of cycles was stalled due to Core non-divider-related issues.

Tips: Use vectorization to reduce pressure on the execution ports as multiple elements are calculated with same uOp.

**Cycles of 0 Ports Utilized:** 15.2% of Clockticks  
**Serializing Operations:** 7.6% of Clockticks  
**Mixing Vectors:** 0.0% of uOps  
**Cycles of 1 Port Utilized:** 11.4% of Clockticks

This metric represents cycles fraction where the CPU executed total of 1 uop per cycle on all execution ports. This can be due to heavy data-dependency among software instructions, or oversubscribing a particular hardware resource. In some other cases with high 1\_Port\_Utilized and L1 Bound, this metric can point to L1 data-cache latency bottleneck that may not necessarily manifest with complete execution starvation (due to the short L1 latency e.g. walking a linked list) - looking at the assembly can be helpful. Note that this metric value may be highlighted due to L1 Bound issue.

**Cycles of 2 Ports Utilized:** 3.8% of Clockticks  
**Cycles of 3+ Ports Utilized:** 15.2% of Clockticks  
**ALU Operation Utilization:** 19.0% of Clockticks  
  **Port 0:** 15.2% of Clockticks  
  **Port 1:** 15.2% of Clockticks  
  **Port 5:** 15.2% of Clockticks  
  **Port 6:** 30.5% of Clockticks  
**Load Operation Utilization:** 22.8% of Clockticks  
  **Port 2:** 22.8% of Clockticks  
  **Port 3:** 22.8% of Clockticks  
**Store Operation Utilization:** 15.2% of Clockticks  
  **Port 4:** 15.2% of Clockticks  
  **Port 7:** 15.2% of Clockticks  
**Vector Capacity Usage (FPU):** 0.0%  
**Average CPU Frequency:** 1.353 GHz  
**Total Thread Count:** 1  
**Paused Time:** 0s

**Effective Physical Core Utilization:** 22.5% (0.900 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and

OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

**Effective Logical Core Utilization:** 11.3% (0.900 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

### Collection and Platform Info:

**Application Command Line:** ./codecs/HM/decoder/TAppDecoderStatic "-b" "./bin/HM/encoder\_randomaccess\_main.cfg/CLASS\_C/RaceHorses\_416x240\_30\_QP\_22\_HM.bin"

**User Name:** root

**Operating System:** 5.4.0-72-generic DISTRIB\_ID=Ubuntu  
DISTRIB\_RELEASE=18.04 DISTRIB\_CODENAME=bionic  
DISTRIB\_DESCRIPTION="Ubuntu 18.04.5 LTS"

**Computer Name:** eimon

**Result Size:** 13.1 MB

**Collection start time:** 22:23:44 18/04/2021 UTC

**Collection stop time:** 22:23:45 18/04/2021 UTC

**Collector Type:** Event-based sampling driver

### CPU:

**Name:** Intel(R) Processor code named Kabylake  
ULX

**Frequency:** 1.992 GHz

**Logical CPU Count:** 8

### Cache Allocation Technology:

**Level 2 capability:** not detected

**Level 3 capability:** not detected

**Elapsed Time:** 0.041s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

<b>Clockticks:</b>	71,280,000
<b>Instructions Retired:</b>	112,140,000
<b>CPI Rate:</b>	0.636
<b>MUX Reliability:</b>	0.985
<b>Retiring:</b>	47.7% of Pipeline Slots
<b>Light Operations:</b>	44.9% of Pipeline Slots
<b>FP Arithmetic:</b>	0.0% of uOps
<b>FP x87:</b>	0.0% of uOps
<b>FP Scalar:</b>	0.0% of uOps
<b>FP Vector:</b>	0.0% of uOps
<b>Other:</b>	100.0% of uOps
<b>Heavy Operations:</b>	2.8% of Pipeline Slots
<b>Microcode Sequencer:</b>	1.7% of Pipeline Slots
<b>Assists:</b>	0.0% of Pipeline Slots
<b>Front-End Bound:</b>	29.5% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

**Front-End Latency:** 18.2% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end latency issues, such as instruction-cache misses, ITLB misses or fetch stalls after a branch misprediction. In such cases, the front-end delivers no uOps.

**ICache Misses:** 7.6% of Clockticks

Issue: A significant portion of instruction fetches is missing in the instruction cache.

### Tips:

1. Use profile-guided optimization to reduce the size of hot code regions.
2. Consider compiler options to reorder functions so that hot functions are located together.
3. If your application makes significant use of macros, try to reduce this by either converting the relevant macros to functions or using linker options to eliminate repeated code.
4. Consider the O<sub>s</sub>/O<sub>1</sub> optimization level or the following subset of optimizations to decrease your code footprint:
  - use inlining only when it decreases the footprint
  - disable loop unrolling
  - disable intrinsic inlining

### Optimization examples:

Instruction Cache Misses recipe from Intel VTune Profiler Performance Analysis Cookbook

<b>ITLB Overhead:</b>	0.8% of Clockticks
<b>Branch Resteers:</b>	3.4% of Clockticks
<b>Mispredicts Resteers:</b>	0.0% of Clockticks
<b>Clears Resteers:</b>	0.0% of Clockticks
<b>Unknown Branches:</b>	3.4% of Clockticks
<b>DSB Switches:</b>	0.0% of Clockticks
<b>Length Changing Prefixes:</b>	0.0% of Clockticks
<b>MS Switches:</b>	0.0% of Clockticks
<b>Front-End Bandwidth:</b>	11.4% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end bandwidth issues, such as inefficiencies in the instruction decoders or code restrictions for caching in the DSB (decoded uOps cache). In such cases, the front-end typically delivers a non-optimal amount of uOps to the back-end.

### Front-End Bandwidth MITE: 36.4% of Clockticks

This metric represents a fraction of cycles during which CPU was stalled due to the MITE fetch pipeline

issues, such as inefficiencies in the instruction decoders.

**Front-End Bandwidth DSB:** 9.1% of Clockticks  
**(Info) DSB Coverage:** 41.9%

**Issue:** A significant fraction of uOps was not delivered by the DSB (known as Decoded ICache or uOp Cache). This may happen if a hot code region is too large to fit into the DSB.

**Tips:** Consider changing the code layout (for example, via profile-guided optimization) to help your hot regions fit into the DSB.

See the "Optimization for Decoded ICache" section in the Intel 64 and IA-32 Architectures Optimization Reference Manual.

**Bad Speculation:** 25.0% of Pipeline Slots

A significant proportion of pipeline slots containing useful work are being cancelled. This can be caused by mispredicting branches or by machine clears. Note that this metric value may be highlighted due to Branch Resteers issue.

**Branch Mispredict:** 0.0% of Pipeline Slots  
**Machine Clears:** 25.0% of Pipeline Slots

**Issue:** A significant portion of execution time is spent handling machine clears.

**Tips:** See the "Memory Disambiguation" section in the Intel 64 and IA-32 Architectures Optimization Reference Manual.



<b>Back-End Bound:</b>	0.0% of Pipeline Slots
<b>Memory Bound:</b>	0.0% of Pipeline Slots
<b>L1 Bound:</b>	0.0% of Clockticks
<b>DTLB Overhead:</b>	0.8% of Clockticks
<b>Load STLB Hit:</b>	0.0% of Clockticks
<b>Load STLB Miss:</b>	0.8% of Clockticks
<b>Loads Blocked by Store Forwarding:</b>	0.0% of Clockticks
<b>Lock Latency:</b>	0.0% of Clockticks
<b>Split Loads:</b>	0.0% of Clockticks
<b>4K Aliasing:</b>	0.4% of Clockticks
<b>FB Full:</b>	0.0% of Clockticks
<b>L2 Bound:</b>	7.6% of Clockticks
<b>L3 Bound:</b>	0.0% of Clockticks
<b>Contested Accesses:</b>	0.0% of Clockticks
<b>Data Sharing:</b>	0.0% of Clockticks
<b>L3 Latency:</b>	0.0% of Clockticks
<b>SQ Full:</b>	0.0% of Clockticks
<b>DRAM Bound:</b>	7.6% of Clockticks
<b>Memory Bandwidth:</b>	0.0% of Clockticks
<b>Memory Latency:</b>	22.7% of Clockticks
<b>Store Bound:</b>	0.0% of Clockticks
<b>Store Latency:</b>	30.3% of Clockticks
<b>False Sharing:</b>	0.0% of Clockticks
<b>Split Stores:</b>	0.0% of Clockticks
<b>DTLB Store Overhead:</b>	0.5% of Clockticks
<b>Store STLB Hit:</b>	0.0% of Clockticks
<b>Store STLB Hit:</b>	0.5% of Clockticks
<b>Core Bound:</b>	0.0% of Pipeline Slots
<b>Divider:</b>	7.6% of Clockticks
<b>Port Utilization:</b>	18.4% of Clockticks
<b>Cycles of 0 Ports Utilized:</b>	13.6% of Clockticks
<b>Serializing Operations:</b>	0.0% of Clockticks
<b>Mixing Vectors:</b>	0.0% of uOps
<b>Cycles of 1 Port Utilized:</b>	4.5% of Clockticks
<b>Cycles of 2 Ports Utilized:</b>	13.6% of Clockticks
<b>Cycles of 3+ Ports Utilized:</b>	27.3% of Clockticks
<b>ALU Operation Utilization:</b>	31.8% of Clockticks
<b>Port 0:</b>	27.3% of Clockticks
<b>Port 1:</b>	27.3% of Clockticks
<b>Port 5:</b>	27.3% of Clockticks
<b>Port 6:</b>	45.5% of Clockticks
<b>Load Operation Utilization:</b>	36.4% of Clockticks
<b>Port 2:</b>	36.4% of Clockticks
<b>Port 3:</b>	45.5% of Clockticks
<b>Store Operation Utilization:</b>	27.3% of Clockticks
<b>Port 4:</b>	27.3% of Clockticks
<b>Port 7:</b>	18.2% of Clockticks
<b>Vector Capacity Usage (FPU):</b>	0.0%
<b>Average CPU Frequency:</b>	1.887 GHz

**Total Thread Count:** 1  
**Paused Time:** 0s

**Effective Physical Core Utilization:** 19.0% (0.762 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

**Effective Logical Core Utilization:** 11.4% (0.914 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

### Collection and Platform Info:

**Application Command Line:** ./codecs/HM/decoder/TAppDecoderStatic "-b" "./bin/HM/encoder\_randomaccess\_main.cfg/CLASS\_C/RaceHorses\_416x240\_30\_QP\_22\_HM.bin"

**User Name:** root

**Operating System:** 5.4.0-72-generic DISTRIB\_ID=Ubuntu  
DISTRIB\_RELEASE=18.04 DISTRIB\_CODENAME=bionic  
DISTRIB\_DESCRIPTION="Ubuntu 18.04.5 LTS"

**Computer Name:** eimon

**Result Size:** 12.7 MB

**Collection start time:** 07:44:25 19/04/2021 UTC

**Collection stop time:** 07:44:25 19/04/2021 UTC

**Collector Type:** Event-based sampling driver

<b>CPU:</b>	
<b>Name:</b> ULX	Intel(R) Processor code named Kabylake
<b>Frequency:</b>	1.992 GHz
<b>Logical CPU Count:</b>	8
<b>Cache Allocation Technology:</b>	
<b>Level 2 capability:</b>	not detected
<b>Level 3 capability:</b>	not detected