Intel[®] oneAPI VTune[™] Profiler 2021.1.1 Gold

Elapsed Time: 0.046s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

Clockticks: 42,660,000 Instructions Retired: 64,260,000

CPI Rate: 0.664 MUX Reliability: 0.886

Retiring: 38.0% of Pipeline Slots **Light Operations:** 45.2% of Pipeline Slots

 FP Arithmetic:
 0.0% of uOps

 FP x87:
 0.0% of uOps

 FP Scalar:
 0.0% of uOps

 FP Vector:
 0.0% of uOps

 Other:
 100.0% of uOps

Heavy Operations:Microcode Sequencer:

0.0% of Pipeline Slots
3.2% of Pipeline Slots

Assists: 0.0% of Pipeline Slots **Front-End Bound:** 19.0% of Pipeline Slots

Front-End Latency:
ICache Misses:
ITLB Overhead:
Branch Resteers:
Mispredicts Resteers:

0.0% of Pipeline Slots
12.7% of Clockticks
1.3% of Clockticks
0.0% of Clockticks

Clears Resteers: 0.0% of Clockticks
Unknown Branches: 0.0% of Clockticks
Unknown Branches: 0.0% of Clockticks

Front-End Bandwidth: 19.0% of Pipeline Slots **Front-End Bandwidth MITE:** 30.4% of Clockticks **Front-End Bandwidth DSB:** 15.2% of Clockticks

(Info) DSB Coverage: 25.0%

Bad Speculation:
Branch Mispredict:
Machine Clears:

Back-End Bound:

7.6% of Pipeline Slots
0.0% of Pipeline Slots
7.6% of Pipeline Slots

A significant portion of pipeline slots are remaining empty. When operations take too long in the back-end, they introduce bubbles in the pipeline that ultimately cause fewer pipeline slots containing useful work to be retired per cycle than the machine is capable to support. This opportunity cost results in slower execution. Long-latency

operations like divides and memory operations can cause this, as can too many operations being directed to a single execution port (for example, more multiply operations arriving in the back-end per cycle than the execution unit can support).

14.9% of Pipeline Slots **Memory Bound:** L1 Bound: 12.7% of Clockticks DTLB Overhead: 1.3% of Clockticks Load STLB Hit: 0.0% of Clockticks Load STLB Miss: 1.3% of Clockticks **Loads Blocked by Store Forwarding:** 0.0% of Clockticks **Lock Latency:** 0.0% of Clockticks **Split Loads:** 0.0% of Clockticks 0.0% of Clockticks 4K Aliasing: FB Full: 0.0% of Clockticks L2 Bound: 0.0% of Clockticks L3 Bound: 12.7% of Clockticks **Contested Accesses:** 0.0% of Clockticks 0.0% of Clockticks Data Sharing: 0.0% of Clockticks L3 Latency: SO Full: 0.0% of Clockticks **DRAM Bound:** 0.0% of Clockticks **Memory Bandwidth:** 0.0% of Clockticks **Memory Latency:** 25.3% of Clockticks **Store Bound:** 0.0% of Clockticks **Store Latency:** 0.0% of Clockticks 0.0% of Clockticks False Sharing: 0.0% of Clockticks **Split Stores:** 1.5% of Clockticks **DTLB Store Overhead:** Store STLB Hit: 0.0% of Clockticks **Store STLB Hit:** 1.5% of Clockticks 20.5% of Pipeline Slots **Core Bound:**

This metric represents how much Core non-memory issues were of a bottleneck. Shortage in hardware compute resources, or dependencies software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an 000 resources, certain execution units are overloaded or dependencies in program's data- or instruction- flow are limiting

the performance (e.g. FP-chained long-latency arithmetic operations).

Divider: 0.0% of Clockticks **Port Utilization:** 17.5% of Clockticks

Cycles of 0 Ports Utilized: 30.4% of Clockticks **Serializing Operations:** 12.7% of Clockticks

Mixing Vectors: 0.0% of uOps

Cycles of 1 Port Utilized: 15.2% of Clockticks

Cycles of 2 Ports Utilized: 15.2% of Clockticks

Cycles of 3+ Ports Utilized: 22.8% of Clockticks

ALU Operation Utilization: 38.0% of Clockticks
Port 0: 30.4% of Clockticks
30.4% of Clockticks
30.4% of Clockticks
45.6% of Clockticks

Port 3: 45.6% of Clockticks
Store Operation Utilization: 30.4% of Clockticks
Port 4: 30.4% of Clockticks

Port 7: 15.2% of Clockticks

Vector Capacity Usage (FPU): 0.0%

Average CPU Frequency: 1.059 GHz

Total Thread Count: 1 Paused Time: 0s

Effective Physical Core Utilization: 18.4% (0.737 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 11.1% (0.884 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/HM/decoder/TAppDecoderStatic

"-b" "./bin/HM/encoder_lowdelay_main.cfg/CLASS_C/

RaceHorses 416x240 30 QP 37 HM.bin"

User Name: root

Operating System: 5.4.0-72-generic DISTRIB_ID=Ubuntu

DISTRIB RELEASE=18.04 DISTRIB CODENAME=bionic

DISTRIB DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 12.4 MB

Collection start time: 22:22:42 18/04/2021 UTC

Collection stop time: 22:22:42 18/04/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

ULX

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected

Intel[®] oneAPI VTune[™] Profiler 2021.1.1 Gold

Elapsed Time: 0.029s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

Clockticks: 43,380,000 Instructions Retired: 64,260,000

CPI Rate: 0.675 MUX Reliability: 0.996

Retiring: 37.3% of Pipeline Slots Light Operations: 49.4% of Pipeline Slots

 FP Arithmetic:
 0.0% of uOps

 FP x87:
 0.0% of uOps

 FP Scalar:
 0.0% of uOps

 FP Vector:
 0.0% of uOps

 Other:
 100.0% of uOps

Heavy Operations:

Microcode Sequencer:

Assists:

0.0% of Pipeline Slots

0.0% of Pipeline Slots

Front-End Bound: 24.9% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

Front-End Latency: 16.6% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end latency issues, such as instruction-cache misses, ITLB misses or fetch stalls after a branch misprediction. In such cases, the front-end delivers no uOps.

ICache Misses: 0.0% of Clockticks ITLB Overhead: 1.2% of Clockticks **Branch Resteers:** 0.0% of Clockticks **Mispredicts Resteers:** 0.0% of Clockticks **Clears Resteers:** 0.0% of Clockticks 0.0% of Clockticks Unknown Branches: 0.0% of Clockticks **DSB Switches: Length Changing Prefixes:** 0.0% of Clockticks MS Switches: 0.0% of Clockticks

Issue: A significant fraction of cycles was stalled due to switches of uOp delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB or MITE pipelines. Certain operations cannot be handled natively by the

execution pipeline, and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uOp flows required by CISC instructions like CPUID, or uncommon conditions like Floating Point Assists when dealing with Denormals. Note that this metric value may be highlighted due to Microcode Sequencer issue.

Front-End Bandwidth: 8.3% of Pipeline Slots **Front-End Bandwidth MITE:** 33.2% of Clockticks **Front-End Bandwidth DSB:** 0.0% of Clockticks

(Info) DSB Coverage: 27.8%

Bad Speculation:8.3% of Pipeline SlotsBranch Mispredict:0.0% of Pipeline SlotsMachine Clears:8.3% of Pipeline SlotsBack-End Bound:29.5% of Pipeline Slots

A significant portion of pipeline slots are remaining empty. When operations take too long in the back-end, they introduce bubbles in the pipeline that ultimately cause fewer pipeline slots containing useful work to be retired per cycle than the machine is capable to support. This opportunity cost results in slower execution. Long-latency operations like divides and memory operations can cause this, as can too many operations being directed to a single execution port (for example, more multiply operations arriving in the back-end per cycle than the execution unit can support).

Memory Bound: 12.4% of Pipeline Slots 0.0% of Clockticks L1 Bound: **DTLB Overhead:** 4.4% of Clockticks **Load STLB Hit:** 0.0% of Clockticks **Load STLB Miss:** 4.4% of Clockticks **Loads Blocked by Store Forwarding:** 0.0% of Clockticks 0.0% of Clockticks **Lock Latency: Split Loads:** 0.0% of Clockticks 4K Aliasing: 0.0% of Clockticks FB Full: 0.0% of Clockticks 0.0% of Clockticks L2 Bound: L3 Bound: 12.4% of Clockticks **Contested Accesses:** 0.0% of Clockticks 0.0% of Clockticks **Data Sharing:** 0.0% of Clockticks L3 Latency: SO Full: 0.0% of Clockticks **DRAM Bound:** 12.4% of Clockticks **Memory Bandwidth:** 0.0% of Clockticks **Memory Latency:** 12.4% of Clockticks **Store Bound:** 0.0% of Clockticks **Store Latency:** 0.0% of Clockticks False Sharing: 0.0% of Clockticks 0.0% of Clockticks **Split Stores: DTLB Store Overhead:** 0.8% of Clockticks Store STLB Hit: 0.0% of Clockticks Store STLB Hit: 0.8% of Clockticks

Core Bound: 17.0% of Pipeline Slots

This metric represents how much Core non-memory issues were of a bottleneck. Shortage in hardware compute resources, or dependencies software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an 000 resources, certain execution units are overloaded or dependencies in program's data- or instruction- flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).

Divider: 0.0% of Clockticks **Port Utilization:** 17.1% of Clockticks

Cycles of 0 Ports Utilized: 8.3% of Clockticks **Serializing Operations:** 12.4% of Clockticks

Mixing Vectors: 0.0% of uOps

Cycles of 1 Port Utilized: 16.6% of Clockticks

Cycles of 2 Ports Utilized: 16.6% of Clockticks

Cycles of 3+ Ports Utilized: 24.9% of Clockticks

ALU Operation Utilization: 29.0% of Clockticks
Port 0: 16.6% of Clockticks
Port 5: 16.6% of Clockticks
Port 6: 33.2% of Clockticks
49.8% of Clockticks
49.8% of Clockticks
49.8% of Clockticks
49.8% of Clockticks
16.6% of Clockticks

Port 3: 49.8% of Clockticks
Store Operation Utilization: 33.2% of Clockticks
Port 4: 33.2% of Clockticks
16.6% of Clockticks

Vector Capacity Usage (FPU): 0.0%

Average CPU Frequency: 1.661 GHz

Total Thread Count: 1 Paused Time: 0s

Effective Physical Core Utilization: 17.0% (0.681 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 11.3% (0.907 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/HM/decoder/TAppDecoderStatic

"-b" "./bin/HM/encoder_lowdelay_main.cfg/CLASS_C/

RaceHorses 416x240 30 QP 37 HM.bin"

User Name: root

Operating System: 5.4.0-72-generic DISTRIB_ID=Ubuntu

DISTRIB RELEASE=18.04 DISTRIB CODENAME=bionic

DISTRIB DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 12.0 MB

Collection start time: 07:43:26 19/04/2021 UTC

Collection stop time: 07:43:26 19/04/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

ULX

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected