Intel[®] oneAPI VTune[™] Profiler 2021.1.1 Gold

Elapsed Time: 0.053s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

Clockticks: 60,480,000 **Instructions Retired:** 102,240,000

CPI Rate: 0.592 MUX Reliability: 0.933

Retiring: 51.6% of Pipeline Slots

A high fraction of pipeline slots was utilized by useful work. While the goal is to make this metric value as big as possible, a high Retiring value for non-vectorized code could prompt you to consider code vectorization. Vectorization enables doing more computations without significantly increasing the number of instructions, thus improving the performance. Note that this metric value may be highlighted due to Microcode Sequencer (MS) issue, so the performance can be improved by avoiding using the MS.

Light Operations:
FP Arithmetic:
FP x87:
FP Scalar:
FP Vector:
Other:

100.0% of uOps
0.0% of uOps
0.0% of uOps
0.0% of uOps
0.0% of uOps
100.0% of uOps
100.0% of uOps
100.0% of uOps

CPU retired heavy-weight operations (instructions that required 2+ uops) in a significant fraction of cycles.

Microcode Sequencer: 1.7% of Pipeline Slots 0.0% of Pipeline Slots

Front-End Bound: 19.8% of Pipeline Slots 7.9% of Pipeline Slots Front-End Latency: **ICache Misses:** 0.0% of Clockticks ITLB Overhead: 1.8% of Clockticks 0.0% of Clockticks **Branch Resteers: Mispredicts Resteers:** 0.0% of Clockticks **Clears Resteers:** 0.0% of Clockticks Unknown Branches: 0.0% of Clockticks 0.0% of Clockticks **DSB Switches: Length Changing Prefixes:** 0.0% of Clockticks MS Switches: 0.0% of Clockticks Front-End Bandwidth: 11.9% of Pipeline Slots **Front-End Bandwidth MITE:** 15.9% of Clockticks

Front-End Bandwidth MITE: 15.9% of Clockticks
Front-End Bandwidth DSB: 7.9% of Clockticks

(Info) DSB Coverage: 27.8%

Bad Speculation:7.9% of Pipeline SlotsBranch Mispredict:0.0% of Pipeline SlotsMachine Clears:7.9% of Pipeline SlotsBack-End Bound:20.6% of Pipeline Slots

A significant portion of pipeline slots are remaining empty. When operations take too long in the back-end, they introduce bubbles in the pipeline that ultimately cause fewer pipeline slots containing useful work to be retired per cycle than the machine is capable to support. This opportunity cost results in slower execution. Long-latency operations like divides and memory operations can cause this, as can too many operations being directed to a single execution port (for example, more multiply operations arriving in the back-end per cycle than the execution unit can support).

6.8% of Pipeline Slots **Memory Bound:** L1 Bound: 8.9% of Clockticks **DTLB Overhead:** 1.3% of Clockticks Load STLB Hit: 0.0% of Clockticks 1.3% of Clockticks **Load STLB Miss: Loads Blocked by Store Forwarding:** 0.0% of Clockticks 0.0% of Clockticks **Lock Latency: Split Loads:** 0.0% of Clockticks 4K Aliasing: 0.0% of Clockticks FB Full: 0.0% of Clockticks L2 Bound: 0.0% of Clockticks L3 Bound: 0.0% of Clockticks **Contested Accesses:** 0.0% of Clockticks Data Sharing: 0.0% of Clockticks L3 Latency: 0.0% of Clockticks SO Full: 0.0% of Clockticks **DRAM Bound:** 0.0% of Clockticks **Memory Bandwidth:** 0.0% of Clockticks **Memory Latency:** 8.9% of Clockticks 0.0% of Clockticks **Store Bound: Store Latency:** 0.0% of Clockticks 0.0% of Clockticks False Sharing: **Split Stores:** 0.0% of Clockticks **DTLB Store Overhead:** 0.4% of Clockticks Store STLB Hit: 0.0% of Clockticks **Store STLB Hit:** 0.4% of Clockticks

Core Bound: 13.8% of Pipeline Slots

This metric represents how much Core non-memory issues were of a bottleneck. Shortage in hardware compute resources, or dependencies software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an 000 resources, certain execution units are overloaded or dependencies in program's data- or instruction- flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).

Divider: 0.0% of Clockticks **Port Utilization:** 18.1% of Clockticks

Cycles of 0 Ports Utilized: 11.9% of Clockticks
Serializing Operations: 0.0% of Clockticks
Mixing Vectors: 0.0% of uOps

Cycles of 1 Port Utilized: 4.0% of Clockticks
Cycles of 2 Ports Utilized: 11.9% of Clockticks
Cycles of 3+ Ports Utilized: 19.8% of Clockticks

ALU Operation Utilization: 23.8% of Clockticks
Port 0: 15.9% of Clockticks
23.8% of Clockticks

Port 3: 31.7% of Clockticks **Store Operation Utilization:** 23.8% of Clockticks **Port 4:** 23.8% of Clockticks **Port 7:** 15.9% of Clockticks

Vector Capacity Usage (FPU): 0.0%

Average CPU Frequency: 1.260 GHz

Total Thread Count: 1 Paused Time: 0s

Effective Physical Core Utilization: 25.3% (1.011 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 11.2% (0.899 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/hm/decoder/TAppDecoderStatic "-b" "./bin/hm/encoder_intra_main.cfg/CLASS_B/ BasketballPass_416x240_50_QP_27_hm.bin"

User Name: root

Operating System: 5.4.0-65-generic DISTRIB_ID=Ubuntu DISTRIB_RELEASE=18.04 DISTRIB_CODENAME=bionic DISTRIB_DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 9.7 MB

Collection start time: 09:35:34 10/02/2021 UTC

Collection stop time: 09:35:34 10/02/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

ULX

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected