Intel[®] oneAPI VTune[™] Profiler 2021.1.1 Gold

Elapsed Time: 0.040s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

 Clockticks:
 33,300,000

 Instructions Retired:
 49,860,000

CPI Rate: 0.668 MUX Reliability: 0.881

Retiring: 40.5% of Pipeline Slots **Light Operations:** 37.4% of Pipeline Slots

FP Arithmetic: 0.0% of uOps
FP x87: 0.0% of uOps
FP Scalar: 0.0% of uOps
FP Vector: 0.0% of uOps
Other: 100.0% of uOps

Heavy Operations:Microcode Sequencer:
Assists:

3.1% of Pipeline Slots
10.1% of Pipeline Slots
0.0% of Pipeline Slots

Front-End Bound: 24.3% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

Front-End Latency: 16.2% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end latency issues, such as instruction-cache misses, ITLB misses or fetch stalls after a branch misprediction. In such cases, the front-end delivers no uOps.

0.0% of Clockticks **ICache Misses:** 1.6% of Clockticks ITLB Overhead: 0.0% of Clockticks **Branch Resteers: Mispredicts Resteers:** 0.0% of Clockticks **Clears Resteers:** 0.0% of Clockticks **Unknown Branches:** 0.0% of Clockticks 0.0% of Clockticks DSB Switches: **Length Changing Prefixes:** 0.0% of Clockticks MS Switches: 0.0% of Clockticks

Issue: A significant fraction of cycles was stalled due to switches of uOp delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB or MITE pipelines. Certain operations cannot be handled natively by the execution pipeline, and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uOp flows required by CISC instructions like CPUID, or uncommon conditions like Floating Point Assists when dealing with Denormals. Note that this metric value may be highlighted due to Microcode Sequencer issue.

Front-End Bandwidth: 8.1% of Pipeline Slots **Front-End Bandwidth MITE:** 32.4% of Clockticks **Front-End Bandwidth DSB:** 0.0% of Clockticks

(Info) DSB Coverage: 18.2%

Bad Speculation:
Branch Mispredict:
Machine Clears:

Back-End Bound:

8.1% of Pipeline Slots
0.0% of Pipeline Slots
8.1% of Pipeline Slots

A significant portion of pipeline slots are remaining empty. When operations take too long in the back-end, they introduce bubbles in the pipeline that ultimately cause fewer pipeline slots containing useful work to be retired per cycle than the machine is capable to support. This opportunity cost results in slower execution. Long-latency operations like divides and memory operations can cause this, as can too many operations being directed to a single execution port (for example, more multiply operations arriving in the back-end per cycle than the execution unit can support).

Memory Bound: 19.2% of Pipeline Slots
L1 Bound: 16.2% of Clockticks
DTLB Overhead: 1.6% of Clockticks
Load STLB Hit: 0.0% of Clockticks

Load STLB Miss: 1.6% of Clockticks

Loads Blocked by Store Forwarding: 0.0% of Clockticks

Lock Latency:0.0% of ClockticksSplit Loads:0.0% of Clockticks4K Aliasing:0.8% of ClockticksFB Full:0.0% of Clockticks

L2 Bound:

L3 Bound: 0.0% of Clockticks

Contested Accesses:

Data Sharing: L3 Latency:

SQ Full: 0.0% of Clockticks

DRAM Bound:

Memory Bandwidth: 0.0% of Clockticks

Memory Latency: 16.2% of Clockticks

Store Bound:
Store Latency:
False Sharing:
Split Stores:
DTLB Store Overhead:
Store STLB Hit:
Store STLB Hit:

0.0% of Clockticks
0.0% of Clockticks
0.0% of Clockticks
0.0% of Clockticks
2.4% of Clockticks

Core Bound: 7.8% of Pipeline Slots
Divider: 0.0% of Clockticks
Port Utilization: 6.6% of Clockticks

Cycles of 0 Ports Utilized: 16.2% of Clockticks
Serializing Operations: 0.0% of Clockticks
Mixing Vectors: 0.0% of uOps

Cycles of 1 Port Utilized: 8.1% of Clockticks
Cycles of 2 Ports Utilized: 8.1% of Clockticks
Cycles of 3+ Ports Utilized: 16.2% of Clockticks
ALU Operation Utilization: 20.3% of Clockticks

Port 0: 16.2% of Clockticks
Port 1: 16.2% of Clockticks
Port 5: 16.2% of Clockticks
Port 6: 32.4% of Clockticks
Load Operation Utilization: 8.1% of Clockticks
Port 2: 16.2% of Clockticks

Port 3: 16.2% of Clockticks
Store Operation Utilization: 16.2% of Clockticks
Port 4: 16.2% of Clockticks
16.2% of Clockticks
16.2% of Clockticks
0.0% of Clockticks

Vector Capacity Usage (FPU): 0.0%

Average CPU Frequency: 930.606 MHz

Total Thread Count: 1 Paused Time: 0s

Effective Physical Core Utilization: 22.3% (0.891 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 11.1% (0.891 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core

utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/hm/decoder/TAppDecoderStatic "-b" "./bin/hm/encoder_lowdelay_main.cfg/CLASS_B/ BasketballPass_416x240_50_QP_37_hm.bin"

User Name: root

Operating System: 5.4.0-65-generic DISTRIB_ID=Ubuntu DISTRIB_RELEASE=18.04 DISTRIB_CODENAME=bionic DISTRIB_DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 9.3 MB

Collection start time: 09:51:12 10/02/2021 UTC

Collection stop time: 09:51:12 10/02/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

UI X

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected