Intel[®] oneAPI VTune[™] Profiler 2021.1.1 Gold

Elapsed Time: 0.027s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

Clockticks: 52,740,000 Instructions Retired: 91,980,000

CPI Rate: 0.573 MUX Reliability: 0.888

Retiring: 53.8% of Pipeline Slots

A high fraction of pipeline slots was utilized by useful work. While the goal is to make this metric value as big as possible, a high Retiring value for non-vectorized code could prompt you to consider code vectorization. Vectorization enables doing more computations without significantly increasing the number of instructions, thus improving the performance. Note that this metric value may be highlighted due to Microcode Sequencer (MS) issue, so the performance can be improved by avoiding using the MS.

Light Operations:

FP Arithmetic:

FP x87:

FP Scalar:

FP Vector:

Other:

100.0% of uOps

0.0% of uOps

0.0% of uOps

100.0% of uOps

100.0% of uOps

12.7% of Pipeline Slots

CPU retired heavy-weight operations (instructions that required 2+ uops) in a significant fraction of cycles.

Microcode Sequencer: 4.5% of Pipeline Slots 0.0% of Pipeline Slots

Front-End Bound: 25.6% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

Front-End Latency: 10.2% of Pipeline Slots **ICache Misses:** 0.0% of Clockticks 0.0% of Clockticks ITLB Overhead: Anch Resteers: **Branch Resteers:** 4.6% of Clockticks 0.0% of Clockticks 0.0% of Clockticks 4.6% of Clockticks **Unknown Branches: DSB Switches:** 0.0% of Clockticks **Length Changing Prefixes:** 0.0% of Clockticks MS Switches: 0.0% of Clockticks Front-End Bandwidth: 15.4% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end bandwidth issues, such as inefficiencies in the instruction decoders or code restrictions for caching in the DSB (decoded uOps cache). In such cases, the front-end typically delivers a non-optimal amount of uOps to the back-end.

Front-End Bandwidth MITE: 41.0% of Clockticks

This metric represents a fraction of cycles during which CPU was stalled due to the MITE fetch pipeline issues, such as inefficiencies in the instruction decoders.

Front-End Bandwidth DSB: 0.0% of Clockticks (Info) DSB Coverage: 21.4%

Issue: A significant fraction of uOps was not delivered by the DSB (known as Decoded ICache or uOp Cache). This may happen if a hot code region is too large to fit into the DSB.

Tips: Consider changing the code layout (for example, via profile-guided optimization) to help your hot regions fit into the DSB.

See the "Optimization for Decoded ICache" section in the Intel 64 and IA-32 Architectures Optimization Reference Manual. Bad Speculation:7.7% of Pipeline SlotsBranch Mispredict:0.0% of Pipeline SlotsMachine Clears:7.7% of Pipeline SlotsBack-End Bound:13.0% of Pipeline SlotsMemory Bound:2.6% of Pipeline Slots

L1 Bound: 10.2% of Clockticks

DTLB Overhead: 2.0% of Clockticks

Load STLB Hit: 0.0% of Clockticks

Load STLB Miss: 2.0% of Clockticks

Loads Blocked by Store Forwarding: 0.0% of Clockticks

Lock Latency:0.0% of ClockticksSplit Loads:0.0% of Clockticks4K Aliasing:0.0% of ClockticksFB Full:0.0% of Clockticks

L2 Bound:

L3 Bound: 0.0% of Clockticks

Contested Accesses:

Data Sharing: L3 Latency:

SQ Full: 0.0% of Clockticks

DRAM Bound:

Memory Bandwidth: 0.0% of Clockticks

Memory Latency: 10.2% of Clockticks

Store Bound:
Store Latency:
False Sharing:
Split Stores:
DTLB Store Overhead:
Store STLB Hit:
Store STLB Hit:
10.0% of Clockticks
0.0% of Clockticks
0.0% of Clockticks
0.0% of Clockticks
0.0% of Clockticks

Core Bound: 10.4% of Pipeline Slots
Divider: 0.0% of Clockticks
Port Utilization: 41.7% of Clockticks

Cycles of 0 Ports Utilized: 20.5% of Clockticks **Serializing Operations:** 10.2% of Clockticks

Mixing Vectors: 0.0% of uOps

Cycles of 1 Port Utilized: 0.0% of Clockticks

Cycles of 2 Ports Utilized: 10.2% of Clockticks

Cycles of 3+ Ports Utilized: 15.4% of Clockticks

ALU Operation Utilization: 12.8% of Clockticks
Port 0: 10.2% of Clockticks
Port 5: 10.2% of Clockticks
Port 6: 10.2% of Clockticks
20.5% of Clockticks
5.1% of Clockticks
10.2% of Clockticks

Port 3: 10.2% of Clockticks
Store Operation Utilization: 10.2% of Clockticks
Port 4: 10.2% of Clockticks
10.2% of Clockticks
0.0% of Clockticks

Vector Capacity Usage (FPU): 0.0%

Average CPU Frequency: 2.146 GHz

Total Thread Count: 1 Paused Time: 0s

Effective Physical Core Utilization: 22.8% (0.912 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 11.4% (0.912 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core

utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/hm/decoder/TAppDecoderStatic "-b" "./bin/hm/encoder_intra_main.cfg/CLASS_C/ RaceHorses_416x240_30_QP_37_hm.bin"

User Name: root

Operating System: 5.4.0-65-generic DISTRIB_ID=Ubuntu DISTRIB_RELEASE=18.04 DISTRIB_CODENAME=bionic DISTRIB_DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 9.4 MB

Collection start time: 09:28:26 10/02/2021 UTC

Collection stop time: 09:28:26 10/02/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

UI X

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected