

Elapsed Time: 0.023s

Application execution time is too short. Metrics data may be unreliable. Consider reducing the sampling interval or increasing your application execution time.

Clockticks: 104,040,000
Instructions Retired: 87,120,000
CPI Rate: 1.194

The CPI may be too high. This could be caused by issues such as memory stalls, instruction starvation, branch misprediction or long latency instructions. Explore the other hardware-related metrics to identify what is causing high CPI.

MUX Reliability: 0.779
Retiring: 48.9% of Pipeline Slots

A high fraction of pipeline slots was utilized by useful work. While the goal is to make this metric value as big as possible, a high Retiring value for non-vectorized code could prompt you to consider code vectorization. Vectorization enables doing more computations without significantly increasing the number of instructions, thus improving the performance. Note that this metric value may be highlighted due to Microcode Sequencer (MS) issue, so the performance can be improved by avoiding using the MS.

Light Operations: 35.9% of Pipeline Slots
 FP Arithmetic: 0.0% of uOps
 FP x87: 0.0% of uOps
 FP Scalar: 0.0% of uOps
 FP Vector: 0.0% of uOps
 Other: 100.0% of uOps
Heavy Operations: 13.0% of Pipeline Slots

CPU retired heavy-weight operations (instructions that required 2+ uops) in a significant fraction of cycles.

Microcode Sequencer: 9.4% of Pipeline Slots

Issue: A significant fraction of cycles was spent retiring u0ps fetched by the Microcode Sequencer.

Tips:

1. Make sure the /arch compiler flags are correct.
2. Check the child Assists metric and, if it is highlighted as an issue, follow the provided recommendations.

Note that this metric value may be highlighted due to MS Switches issue.

| | |
|-------------------------|-------------------------|
| Assists: | 0.0% of Pipeline Slots |
| Front-End Bound: | 35.6% of Pipeline Slots |

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

| | |
|---------------------------|-------------------------|
| Front-End Latency: | 44.5% of Pipeline Slots |
|---------------------------|-------------------------|

This metric represents a fraction of slots during which CPU was stalled due to front-end latency issues, such as instruction-cache misses, ITLB misses or fetch stalls after a branch misprediction. In such cases, the front-end delivers no u0ps.

| | |
|-------------------------|--------------------|
| ICache Misses: | 0.0% of Clockticks |
| ITLB Overhead: | 2.6% of Clockticks |
| Branch Resteers: | 5.2% of Clockticks |

Issue: A significant fraction of cycles was stalled due to Branch Resteers. Branch Resteers estimate the Front-End delay in fetching operations from corrected path, following all sorts of mispredicted branches. For example, branchy code with lots of mispredictions might get categorized as Branch Resteers. Note the value of this node may overlap its siblings.

| | |
|------------------------------|--------------------|
| Mispredicts Resteers: | 0.0% of Clockticks |
| Clears Resteers: | 5.2% of Clockticks |

A significant fraction of cycles could be stalled due to Branch Resteers as a result of Machine Clears.

| | |
|----------------------------------|--------------------|
| Unknown Branches: | 0.0% of Clockticks |
| DSB Switches: | 0.0% of Clockticks |
| Length Changing Prefixes: | 0.0% of Clockticks |
| MS Switches: | 0.0% of Clockticks |

Issue: A significant fraction of cycles was stalled due to switches of uOp delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB or MITE pipelines. Certain operations cannot be handled natively by the execution pipeline, and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uOp flows required by CISC instructions like CPUID, or uncommon conditions like Floating Point Assists when dealing with Denormals. Note that this metric value may be highlighted due to Microcode Sequencer issue.

| | |
|----------------------------------|------------------------|
| Front-End Bandwidth: | 0.0% of Pipeline Slots |
| Front-End Bandwidth MITE: | 62.3% of Clockticks |
| Front-End Bandwidth DSB: | 0.0% of Clockticks |
| (Info) DSB Coverage: | 16.7% |
| Bad Speculation: | 8.9% of Pipeline Slots |
| Branch Mispredict: | 0.0% of Pipeline Slots |
| Machine Clears: | 8.9% of Pipeline Slots |

| | |
|---|------------------------|
| Back-End Bound: | 6.6% of Pipeline Slots |
| Memory Bound: | 3.3% of Pipeline Slots |
| L1 Bound: | 0.0% of Clockticks |
| DTLB Overhead: | 2.1% of Clockticks |
| Load STLB Hit: | 0.0% of Clockticks |
| Load STLB Miss: | 2.1% of Clockticks |
| Loads Blocked by Store Forwarding: | 0.0% of Clockticks |
| Lock Latency: | 0.0% of Clockticks |
| Split Loads: | 0.0% of Clockticks |
| 4K Aliasing: | 0.0% of Clockticks |
| FB Full: | 0.0% of Clockticks |
| L2 Bound: | 0.0% of Clockticks |
| L3 Bound: | 15.6% of Clockticks |
| Contested Accesses: | 0.0% of Clockticks |
| Data Sharing: | 0.0% of Clockticks |
| L3 Latency: | 0.0% of Clockticks |
| SQ Full: | 0.0% of Clockticks |
| DRAM Bound: | 0.0% of Clockticks |
| Memory Bandwidth: | 31.1% of Clockticks |
| Memory Latency: | 20.8% of Clockticks |
| Store Bound: | 0.0% of Clockticks |
| Store Latency: | 26.0% of Clockticks |
| False Sharing: | 0.0% of Clockticks |
| Split Stores: | 0.0% of Clockticks |
| DTLB Store Overhead: | 2.2% of Clockticks |
| Store STLB Hit: | 0.0% of Clockticks |
| Store STLB Hit: | 2.2% of Clockticks |
| Core Bound: | 3.3% of Pipeline Slots |
| Divider: | 0.0% of Clockticks |
| Port Utilization: | 15.5% of Clockticks |
| Cycles of 0 Ports Utilized: | 31.1% of Clockticks |
| Serializing Operations: | 5.2% of Clockticks |
| Mixing Vectors: | 0.0% of uOps |
| Cycles of 1 Port Utilized: | 8.9% of Clockticks |
| Cycles of 2 Ports Utilized: | 17.8% of Clockticks |
| Cycles of 3+ Ports Utilized: | 17.8% of Clockticks |
| ALU Operation Utilization: | 15.6% of Clockticks |
| Port 0: | 8.9% of Clockticks |
| Port 1: | 8.9% of Clockticks |
| Port 5: | 17.8% of Clockticks |
| Port 6: | 26.7% of Clockticks |
| Load Operation Utilization: | 8.9% of Clockticks |
| Port 2: | 8.9% of Clockticks |
| Port 3: | 17.8% of Clockticks |
| Store Operation Utilization: | 8.9% of Clockticks |
| Port 4: | 8.9% of Clockticks |
| Port 7: | 0.0% of Clockticks |
| Vector Capacity Usage (FPU): | 0.0% |
| Average CPU Frequency: | 1.676 GHz |
| Total Thread Count: | 9 |

Paused Time: 0s

Effective Physical Core Utilization: 38.4% (1.537 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead

of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 32.9% (2.635 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/HHI-VVC/decoder/vvdecapp "-b" ".bin/HHI-VVC/randomaccess_faster.cfg/CLASS_C/RaceHorses_416x240_30_QP_37_HHI-VVC.bin"

User Name: root

Operating System: 5.4.0-72-generic DISTRIB_ID=Ubuntu
DISTRIB_RELEASE=18.04 DISTRIB_CODENAME=bionic
DISTRIB_DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 13.2 MB

Collection start time: 22:35:38 18/04/2021 UTC

Collection stop time: 22:35:38 18/04/2021 UTC

Collector Type: Event-based sampling driver

| | |
|-------------------------------------|--|
| CPU: | |
| Name: ULX | Intel(R) Processor code named Kabylake |
| Frequency: | 1.992 GHz |
| Logical CPU Count: | 8 |
| Cache Allocation Technology: | |
| Level 2 capability: | not detected |
| Level 3 capability: | not detected |