Intel[®] oneAPI VTune[™] Profiler 2021.1.1 Gold

Elapsed Time: 25.796s

Clockticks: 57,843,000,000 **Instructions Retired:** 140,349,600,000

CPI Rate: 0.412 MUX Reliability: 0.999

Retiring: 62.9% of Pipeline Slots 57.8% of Pipeline Slots

 FP Arithmetic:
 1.1% of uOps

 FP x87:
 0.0% of uOps

 FP Scalar:
 1.0% of uOps

 FP Vector:
 0.0% of uOps

 Other:
 98.9% of uOps

Heavy Operations: 5.1% of Pipeline Slots
Microcode Sequencer: 1.1% of Pipeline Slots
0.0% of Pipeline Slots

Front-End Bound: 21.1% of Pipeline Slots

Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.

Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots, or check for microcode assists.

Front-End Latency: 8.1% of Pipeline Slots **ICache Misses:** 3.2% of Clockticks ITLB Overhead: 1.8% of Clockticks 4.9% of Clockticks **Branch Resteers:** 2.7% of Clockticks **Mispredicts Resteers:** 0.0% of Clockticks **Clears Resteers: Unknown Branches:** 2.2% of Clockticks DSB Switches: 1.6% of Clockticks **Length Changing Prefixes:** 0.0% of Clockticks MS Switches: 0.7% of Clockticks Front-End Bandwidth: 13.0% of Pipeline Slots

This metric represents a fraction of slots during which CPU was stalled due to front-end bandwidth issues, such as inefficiencies in the instruction decoders or code restrictions for caching in the DSB (decoded uOps cache). In such cases, the front-end typically delivers a non-optimal amount of uOps to the back-end.

Front-End Bandwidth MITE: 30.4% of Clockticks

This metric represents a fraction of cycles during which CPU was stalled due to the MITE fetch pipeline issues, such as inefficiencies in the instruction decoders.

Front-End Bandwidth DSB: 5.2% of Clockticks (Info) DSB Coverage: 31.8%

Issue: A significant fraction of uOps was not delivered by the DSB (known as Decoded ICache or uOp Cache). This may happen if a hot code region is too large to fit into the DSB.

Tips: Consider changing the code layout (for example, via profile-guided optimization) to help your hot regions fit into the DSB.

See the "Optimization for Decoded ICache" section in the Intel 64 and IA-32 Architectures Optimization Reference Manual.

```
Bad Speculation:
                            7.0% of Pipeline Slots
  Branch Mispredict:
                               6.9% of Pipeline Slots
  Machine Clears:
                               0.1% of Pipeline Slots
Back-End Bound:
                            8.9% of Pipeline Slots
  Memory Bound:
                               2.1% of Pipeline Slots
     L1 Bound:
                                  5.1% of Clockticks
                                     7.6% of Clockticks
        DTLB Overhead:
           Load STLB Hit:
                                        7.6% of Clockticks
                                       0.0% of Clockticks
           Load STLB Miss:
        Loads Blocked by Store Forwarding: 5.0% of Clockticks
                                    0.0% of Clockticks
        Lock Latency:
        Split Loads:
                                     0.0% of Clockticks
        4K Aliasing:
                                     1.7% of Clockticks
        FB Full:
                                     0.0% of Clockticks
                                  0.5% of Clockticks
     L2 Bound:
     L3 Bound:
                                  0.5% of Clockticks
        Contested Accesses:
                                     0.0% of Clockticks
                                     0.0% of Clockticks
        Data Sharing:
                                     2.2% of Clockticks
        L3 Latency:
                                     0.0% of Clockticks
        SO Full:
     DRAM Bound:
                                  0.0% of Clockticks
        Memory Bandwidth:
                                     0.8% of Clockticks
        Memory Latency:
                                     3.6% of Clockticks
                                  0.9% of Clockticks
     Store Bound:
        Store Latency:
                                     10.2% of Clockticks
                                     0.0% of Clockticks
        False Sharing:
                                    0.2% of Clockticks
        Split Stores:
                                    7.3% of Clockticks
        DTLB Store Overhead:
           Store STLB Hit:
                                       7.2% of Clockticks
                                       0.0% of Clockticks
           Store STLB Hit:
  Core Bound:
                               6.8% of Pipeline Slots
     Divider:
                                  0.7% of Clockticks
                                  22.8% of Clockticks
     Port Utilization:
        Cycles of 0 Ports Utilized: 6.5% of Clockticks
           Serializing Operations:
                                       0.7% of Clockticks
           Mixing Vectors:
                                       0.0% of uOps
        Cycles of 1 Port Utilized: 5.3% of Clockticks
        Cycles of 2 Ports Utilized: 8.9% of Clockticks
        Cycles of 3+ Ports Utilized: 29.8% of Clockticks
           ALU Operation Utilization: 37.0% of Clockticks
              Port 0:
                                          31.4% of Clockticks
                                          37.2% of Clockticks
              Port 1:
              Port 5:
                                          36.5% of Clockticks
                                          43.0% of Clockticks
              Port 6:
                                          34.9% of Clockticks
           Load Operation Utilization:
                                          43.7% of Clockticks
              Port 2:
              Port 3:
                                          44.9% of Clockticks
                                          36.6% of Clockticks
           Store Operation Utilization:
                                          36.6% of Clockticks
              Port 4:
              Port 7:
                                          17.9% of Clockticks
        Vector Capacity Usage (FPU): 24.6%
```

Average CPU Frequency: 2.281 GHz

Total Thread Count: 1 **Paused Time:** 0s

Effective Physical Core Utilization: 24.4% (0.974 out of 4)

The metric value is low, which may signal a poor physical CPU cores utilization caused by:

- load imbalance
- threading runtime overhead
- contended synchronization
- thread/process underutilization
- incorrect affinity that utilizes logical cores instead of physical cores

Explore sub-metrics to estimate the efficiency of MPI and OpenMP parallelism or run the Locks and Waits analysis to identify parallel bottlenecks for other parallel runtimes.

Effective Logical Core Utilization: 12.3% (0.983 out of 8)

The metric value is low, which may signal a poor logical CPU cores utilization. Consider improving physical core utilization as the first step and then look at opportunities to utilize logical cores, which in some cases can improve processor throughput and overall performance of multi-threaded applications.

Collection and Platform Info:

Application Command Line: ./codecs/hm/encoder/TAppEncoderStatic "-c" "./configs/hm/encoder_intra_main.cfg" "-i" "./sequences/CLASS_A/Kimono_1920x1080_24.yuv" "-wdt" "1920" "-hgt" "1080" "-b" "./bin/hm/encoder_intra_main.cfg/CLASS_A/Kimono_1920x1080_24_QP_27_hm.bin" "-o" "./rec_yuv/hm/encoder_intra_main.cfg/CLASS_A/Kimono_1920x1080_24_QP_27_hm.yuv" "-fr" "24" "-fs" "0" "-f" "2" "-q" "27"

User Name: root

Operating System: 5.4.0-65-generic DISTRIB_ID=Ubuntu DISTRIB_RELEASE=18.04 DISTRIB_CODENAME=bionic DISTRIB_DESCRIPTION="Ubuntu 18.04.5 LTS"

Computer Name: eimon

Result Size: 66.0 MB

Collection start time: 04:34:37 10/02/2021 UTC

Collection stop time: 04:35:03 10/02/2021 UTC

Collector Type: Event-based sampling driver

CPU:

Name: Intel(R) Processor code named Kabylake

ULX

Frequency: 1.992 GHz

Logical CPU Count: 8

Cache Allocation Technology:

Level 2 capability: not detected

Level 3 capability: not detected