Xilinx Vivado tutorial (Version 2018.3)
Check **known issues.pdf** for any known issues.

CREATING A PROJECT

Copy and unzip the given source files to **/zwork/dd/simplebsp_src**

Open a Linux terminal and type:
./m1data.sh //if promted the password is ubupw

source Modelsim106c_settings64.sh
source XilinxVivado201803_settings64.sh

vivado&

File-> Project-> New…
Press Next



Point to the correct folder destination (here **/zwork/dd/simplebsp**)
Press Next



Choose RTL Project
Check the box “Do not specify sources at this time
Press Next



Select Board "Evaluation Development Board Arty A7 100" or FPGA-Part "XC7A100TCSG324-1"
Press Next and you get a summary of your project configuration
Press Finish



Project Manger->Add Soures-> Add or create design sources



Point to simplebsp_src and select (1 file: top.vhd)



Check “Copy sources into project”
Press Finish

Project Manger->Add Sources-> Add constraints -> Point to folder simplebsp_src and select (1 file: Arty_ArtyA735_ArtyA7100_Master.xdc)
Check “Copy sources into project”
Press Finish

Project Manger->Add Sources-> Simulation Sources-> Point to folder simplebsp_src and select (1 file: tb_top.vhd)
Check “Copy sources into project”
Press Finish

Project Manager -> Settings-> General ->Target language: VHDL
Press OK

SIMULATING WITH MODELSIM

Project Manager -> Settings-> Simulation ->Target Simulator: Modelsim Simulator
Project Manager -> Settings-> Simulation ->Compiled library location:
/zwork/zsimlibmodelsimvivado201803
Press OK

Make sure you have saved any changes in your source code

Project Manager-> Simulation->Run Simulation->Behavioral Simulation
Modelsim starts preconfigured



The first thing we do is to reset the environment (by clicking Menu Wave -> Remove all)





Now we select the signals we want to investigate (select the correct instance (here testbench) and then the signals BTN0, BTN1, LED0, LED1 (by keeping ctrl pressed while selecting these signals) Right click on these selected signals and click on “Add to wave”

Clear the wave window by pressing the “restart button”(see marked in red in the toolbar
Confirm the next dialog with “ok



Now choose the simulation time e.g. “500 ns” (left red circle) in the toolbar
To simulate press the “run button” (right red circle) in the toolbar



To adapt the wave window so that the whole simulation time is displayed with scrolling, select the wave windows so that its header is highlighted in blue and press the “zoom full” button (marked in red) in the toolbar.



The simulated Waveform should show that led0 is high if btn0 is high and the same for btn1 und led1.

ALTERNATIVE: SIMULATING WITH THE INTEGRATED VIVADO SIMULATOR

At first make sure Vivado Simulator is selected as Simulator:
Project Manager -> Settings-> Simulation ->Target Simulator: Vivado Simulator



Project Manager-> Simulation-> Run Simulation-> Behavioral Simulation
Vivado Simulator starts preconfigured



The first thing we do is to reset the environment (by right clicking on the selected signals in the wave window and clicking on “delete”)



Select the correct instance (here testbench)
Then select the correct signals (btn0, btn1, led0, led1) (by keeping the ctrl key pressed while selecting the signals)
Right click on the selected signals and click on “Add to wave Window”



Clear the wave window by pressing the “restart button”(see marked in red) in the toolbar



Now choose the simulation time e.g. “500 ns” (right red marking) in the toolbar
To simulate press the “run for xxx button” (left red marking) in the toolbar



To adapt the wave window so that the whole simulation time is displayed with scrolling, press the “zoom to fit” button (red marking) in toolbar





The simulated Waveform should show that led0 is high if btn0 is high and the same for btn1 und led1.

IMPLEMENTING AND LOADING A BITFILE

Project Manager-> Program and Debug -> Generate Bitstream



Conform the upcoming dialog “launch Runs” with OK
Now the process for synthesis, implementation and generate programming file is started
Keep an eye on warnings and errors (while waiting) in the tabs Messages and Tcl Console


File Edit Flow Tools Reports Window Layout View Help
Quick Access
write_bitstream Complete
Default Layout
Flow Navigator
PROJECT MANAGER
Settings
Add Sources
Language Templates
IP Catalog
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Open Elaborated Design
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
Open Implemented Design
PROGRAM AND DEBUG
Generate Bitstream
Open Hardware Manager
PROJECT MANAGER - simplebsp
Sources
Design Sources (1)
top(Behavioral) (top.vhd)
Constraints (1)
Simulation Sources (1)
Utility Sources
Project Sum
Overview
Settings Edit
Project name:
Project location:
Product family:
Project part:
Top module name:
Target language:
Simulator language:
Synthesis
Status:
Messages:
Part:
Strategy:
Report Strategy:
DRC Violations
Summary: 1 warnin
Implemented DRC Repo
Bitstream Generation Completed
Bitstream Generation successfully completed.
Next
Open Implemented Design
View Reports
Open Hardware Manager
Generate Memory Configuration File
Don't show this dialog again
OK
Cancel
Modified: Wednesday 02/06/19 02:22:20 PM
Read-only: No
General
Properties
Tcl Console
Messages
Log
Reports
Design Runs
Name
Constraints
Status
WNS
TNS
WHS
THS
synth_1
constrs_1
synth_design Complete!
impl_1
constrs_1
write_bitstream Complete!
NA
NA
NA
NA

To load the bitfile to the FPGA, you have to make sure your FPGA board is connected and switched on.
Then Project Manager-> Open Hardware Manager



Then double click on “Open Target” -> Autoconnect

Program Device (or right click on FPGA type)



Select the correct bitfile **(e.g. /zwork/fpga/simplebsp/simplebsp.runs/impl_1/top.bit)** and conform with clicking on “Program”

You now get a progressbar showing the progress in programming the FPGA.

After the programming you can test the FPGA image. Press the buttons btn0 and btn1 -> The two leds led4 and led5 should illuminate while pressing the buttons btn0 and btn1.

ALTERNATIVE: Programming a bitfile outside a project

Copy and unzip the given source files to **/zwork/dd/simplebsp_src**

Open a Linux terminal and type:
./m1data.sh //if promted the password is ubupw

source Modelsim106c_settings64.sh
source XilinxVivado201803_settings64.sh

vivado&

To load the bitfile to the FPGA, you have to make sure your FPGA board is connected and switched on.
Then Flow-> Open Hardware Manager



Then double click on “Open Target” -> Autoconnect



Program Device (or right click on FPGA type)



Select the correct bitfile **(e.g. /zwork/dd/simplebsp/simplebsp.runs/impl_1/top.bit)** and confirm with clicking on “Program”

You now get a progressbar showing the progress in programming the FPGA.

After the programming you can test the FPGA image. Press the buttons btn0 and btn1 -> The two leds led4 and led5 should illumiate while pressing the buttons btn0 and btn1