Xilinx Vivado tutorial (Version 2018.3)

Check **known issues.pdf** for any known issues.

CREATING A PROJECT

Copy and unzip the given source files to /zwork/dd/simplebsp_src

Open a Linux terminal and type:


./m1data.sh //if promted the password is ubupw

source Modelsim106c_settings64.sh source XilinxVivado201803_settings64.sh


vivado&

File-> Project-> New...


Press Next




Point to the correct folder destination (here /zwork/dd/simplebsp)
Press Next




Choose RTL Project Check the box "Do not specify sources at this time Press Next




Select Board "Evaluation Development Board Arty A7 100" or FPGA-Part "XC7A100TCSG324-1" Press Next and you get a summary of your project configuration Press Finish



Project Manger->Add Soures-> Add or create design sources



Point to simplebsp_src and select (1 file: top.vhd)



Check "Copy sources into project" Press Finish

Project Manger->Add Sources-> Add constraints -> Point to folder simplebsp_src and select (1 file: Arty_ArtyA735_ArtyA7100_Master.xdc)
Check "Copy sources into project"
Press Finish

Project Manger->Add Sources-> Simulation Sources-> Point to folder simplebsp_src and select (1 file: tb_top.vhd)

Check "Copy sources into project"

Press Finish

Project Manager -> Settings-> General -> Target language: VHDL Press OK

SIMULATING WITH MODELSIM

Project Manager -> Settings-> Simulation -> Target Simulator: Modelsim Simulator


Project Manager -> Settings-> Simulation -> Compiled library location:

/zwork/zsimlibmodelsimvivado201803


Press OK


Make sure you have saved any changes in your source code

Project Manager-> Simulation->Run Simulation->Behavioral Simulation











Now we select the signals we want to investigate (select the correct instance (here testbench) and then the signals BTNO, BTN1, LEDO, LED1 (by keeping ctrl pressed while selecting these signals) Right click on these selected signals and click on "Add to wave"


Clear the wave window by pressing the "restart button" (see marked in red in the toolbar Confirm the next dialog with "ok



Now choose the simulation time e.g. "500 ns" (left red circle) in the toolbar To simulate press the "run button" (right red circle) in the toolbar



To adapt the wave window so that the whole simulation time is displayed with scrolling, select the wave windows so that its header is highlighted in blue and press the "zoom full" button (marked in red) in the toolbar.



The simulated Waveform should show that led0 is high if btn0 is high and the same for btn1 und led1.


ALTERNATIVE: SIMULATING WITH THE INTEGRATED VIVADO SIMULATOR

At first make sure Vivado Simulator is selected as Simulator: Project Manager -> Settings-> Simulation -> Target Simulator: Vivado Simulator


Settings Q-Specify various settings associated to Simulation **Project Settings** General Simulation Target simulator: Vivado Simulator Elaboration Simulator language: Mixed v Synthesis Simulation set: a sim_1 v Implementation Bitstream Simulation top module name: testbench **Tool Settings** Compilation Elaboration Simulation Netlist Advanced Project IP Defaults Verilog options: Source File Generics/Parameters options: Display WebTalk xsim.compile.tcl.pre Help xsim.compile.xvhdl.nosort **~** > Text Editor xsim.compile.xvlog.nosort • 3rd Party Simulators **/** xsim.compile.xvlog.relax > Colors **/** xsim.compile.xvhdl.relax Selection Rules xsim.compile.xsc.more_options Shortcuts xsim.compile.xvlog.more_options > Strategies xsim.compile.xvhdl.more_options > Remote Hosts > Window Behavior Select an option above to see a description of it (?) Cancel Apply Restore...

Project Manager-> Simulation-> Run Simulation-> Behavioral Simulation

Vivado Simulator starts preconfigured




The first thing we do is to reset the environment (by right clicking on the selected signals in the wave window and clicking on "delete")




Select the correct instance (here testbench)

Then select the correct signals (btn0, btn1, led0, led1) (by keeping the ctrl key pressed while selecting the signals)


Right click on the selected signals and click on "Add to wave Window"




Clear the wave window by pressing the "restart button" (see marked in red) in the toolbar



Now choose the simulation time e.g. "500 ns" (right red marking) in the toolbar To simulate press the "run for xxx button" (left red marking) in the toolbar




To adapt the wave window so that the whole simulation time is displayed with scrolling, press the "zoom to fit" button (red marking) in toolbar






The simulated Waveform should show that led0 is high if btn0 is high and the same for btn1 und led1.

IMPLEMENTING AND LOADING A BITFILE




Conform the upcoming dialog "launch Runs" with OK

Now the process for synthesis, implementation and generate programming file is started Keep an eye on warnings and errors (while waiting) in the tabs Messages and Tcl Console




To load the bitfile to the FPGA, you have to make sure your FPGA board is connected and switched on

Then Project Manager-> Open Hardware Manager



Then double click on "Open Target" -> Autoconnect



Select the correct bitfile (e.g. /zwork/fpga/simplebsp/simplebsp.runs/impl_1/top.bit) and conform with clicking on "Program"

You now get a progressbar showing the progress in programming the FPGA.

After the programming you can test the FPGA image. Press the buttons btn0 and btn1 -> The two leds led4 and led5 should illuminate while pressing the buttons btn0 and btn1.

ALTERNATIVE: Programming a bitfile outside a project

Copy and unzip the given source files to /zwork/dd/simplebsp_src


Open a Linux terminal and type:
./m1data.sh //if promted the password is ubupw

source Modelsim106c_settings64.sh source XilinxVivado201803_settings64.sh


vivado&

To load the bitfile to the FPGA, you have to make sure your FPGA board is connected and switched on.


Then Flow-> Open Hardware Manager



Then double click on "Open Target" -> Autoconnect



Program Device (or right click on FPGA type)



Select the correct bitfile (e.g. /zwork/dd/simplebsp/simplebsp.runs/impl_1/top.bit) and confirm with clicking on "Program"

You now get a progressbar showing the progress in programming the FPGA.

After the programming you can test the FPGA image. Press the buttons btn0 and btn1 -> The two leds led4 and led5 should illumiate while pressing the buttons btn0 and btn1