

Xilinx Vivado tutorial (Version 2018.3)

Check **known issues.pdf** for any known issues.

CREATING A PROJECT

Copy and unzip the given source files to **/zwork/dd/simplebsp_src**

Open a Linux terminal and type:

./m1data.sh //if prompted the password is ubupw


source Modelsim106c_settings64.sh

source XilinxVivado201803_settings64.sh

vivado&

File-> Project-> New...


Press Next



The image shows the 'New Project' dialog box in Xilinx Vivado. The title bar is 'New Project'. Below the title bar, there is a section titled 'Project Name' with the instruction 'Enter a name for your project and specify a directory where the project data files will be stored.' To the right of this text is the Xilinx logo. The main area of the dialog contains two text input fields: 'Project name:' with the value 'simplebsp' and 'Project location:' with the value '/zwork/fpga'. Below these fields is a checkbox labeled 'Create project subdirectory' which is checked. Underneath the checkbox, it says 'Project will be created at: /zwork/fpga/simplebsp'. At the bottom of the dialog, there is a row of buttons: a help button (question mark in a circle), '< Back', 'Next >' (highlighted in blue), 'Finish', and 'Cancel'.

Point to the correct folder destination (here **/zwork/dd/simplebsp**)

Press Next



New Project

Project Type
Specify the type of project to create.

☒ **RTL Project**
 You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
☒ Do not specify sources at this time

☐ **Post-synthesis Project:** You will be able to add sources, view device resources, run design analysis, planning and implementation.
☐ Do not specify sources at this time

☐ **I/O Planning Project**
 Do not specify design sources. You will be able to view part/package resources.


☐ **Imported Project**
 Create a Vivado project from a Synplify, XST or ISE Project File.

☐ **Example Project**
 Create a new Vivado project from a predefined template.

Choose RTL Project

Check the box "Do not specify sources at this time"

Press Next



New Project

Default Part
Choose a default Xilinx part or board for your project.

Parts | Boards
[Reset All Filters](#)

Category: All Package: All Temperature: All
 Family: All Speed: All


Search: XC7A100TCSG324-1 (1 match)

Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs
xc7a100tcsg324-1	324	210	63400	126800	135	0	240


Select Board "Evaluation Development Board Arty A7 100" or FPGA-Part "XC7A100TCSG324-1"

Press Next and you get a summary of your project configuration


Press Finish



Project Manger->Add Soures-> Add or create design sources



Point to simplebsp_src and select (1 file: top.vhd)



Check "Copy sources into project"
Press Finish

Project Manager->Add Sources-> Add constraints -> Point to folder simplebsp_src and select (1 file: Arty_ArtyA735_ArtyA7100_Master.xdc)
Check "Copy sources into project"
Press Finish

Project Manager->Add Sources-> Simulation Sources-> Point to folder simplebsp_src and select (1 file: tb_top.vhd)
Check "Copy sources into project"
Press Finish

Project Manager -> Settings-> General ->Target language: VHDL
Press OK

SIMULATING WITH MODELSIM

Project Manager -> Settings-> Simulation ->Target Simulator: Modelsim Simulator

Project Manager -> Settings-> Simulation ->Compiled library location:


/zwork/zsimlibmodelsimvivado201803


Press OK

Make sure you have saved any changes in your source code

Project Manager-> Simulation->Run Simulation->Behavioral Simulation


Modelsim starts preconfigured





Now we select the signals we want to investigate (select the correct instance (here testbench) and then the signals BTN0, BTN1, LED0, LED1 (by keeping ctrl pressed while selecting these signals) Right click on these selected signals and click on "Add to wave"

Clear the wave window by pressing the “restart button”(see marked in red in the toolbar)
Confirm the next dialog with “ok



Now choose the simulation time e.g. “500 ns” (left red circle) in the toolbar

To simulate press the “run button” (right red circle) in the toolbar


File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

The screenshot shows the VSIM simulation environment. The toolbar at the top contains various icons for file operations, simulation control, and layout. A red box highlights the '500 ns' time selection button and the 'run' button (a green play icon). Below the toolbar, the 'Layout' dropdown is set to 'Simulate', and the 'ColumnLayout' is 'Default'. The main workspace is divided into several panes:

- Instance:** A tree view showing the hierarchy of the testbench, including 'testbench', 'uut', 'tb', 'standard', 'textio', 'std_logic_1164', 'numeric_std', 'std_logic_arith', and 'std_logic_unsigned'.
- Objects:** A list of objects in the simulation, including 'BTN0', 'BTN1', 'LED0', and 'LED1'.
- Msgs:** A window showing messages from the simulation, including '/testbench/BTN0', '/testbench/BTN1', '/testbench/LED0', and '/testbench/LED1'.
- Wave - Default:** A window showing the simulation waveform. The time scale is set to 500 ns, and the cursor is at 0.00000 ns.
- Transcript:** A window showing the simulation log, including commands like 'VSIM 3> restart', 'VSIM 4> run', and 'VSIM 5>'.

The status bar at the bottom indicates the simulation is running, with 'Now: 500 ns', 'Delta: 0', and the simulation path 'sim:/testbench'.

To adapt the wave window so that the whole simulation time is displayed with scrolling, select the wave windows so that its header is highlighted in blue and press the “zoom full” button (marked in red) in the toolbar.




The simulated Waveform should show that led0 is high if btn0 is high and the same for btn1 und led1.


ALTERNATIVE: SIMULATING WITH THE INTEGRATED VIVADO SIMULATOR

At first make sure Vivado Simulator is selected as Simulator:


Project Manager -> Settings-> Simulation ->Target Simulator: Vivado Simulator



Project Manager-> Simulation-> Run Simulation-> Behavioral Simulation Vivado Simulator starts preconfigured




The first thing we do is to reset the environment (by right clicking on the selected signals in the wave window and clicking on “delete”)




Select the correct instance (here testbench)

Then select the correct signals (btn0, btn1, led0, led1) (by keeping the ctrl key pressed while selecting the signals)

Right click on the selected signals and click on “Add to wave Window”




Clear the wave window by pressing the “restart button”(see marked in red) in the toolbar





Now choose the simulation time e.g. “500 ns” (right red marking) in the toolbar

To simulate press the “run for xxx button” (left red marking) in the toolbar




To adapt the wave window so that the whole simulation time is displayed with scrolling, press the “zoom to fit” button (red marking) in toolbar



The simulated Waveform should show that led0 is high if btn0 is high and the same for btn1 and led1.

IMPLEMENTING AND LOADING A BITFILE

Project Manager-> Program and Debug -> Generate Bitstream



Conform the upcoming dialog "launch Runs" with OK

Now the process for synthesis, implementation and generate programming file is started

Keep an eye on warnings and errors (while waiting) in the tabs Messages and Tcl Console


The screenshot displays the Xilinx IDE interface during the bitstream generation process. A modal dialog box titled "Bitstream Generation Completed" is centered on the screen, indicating that the process was successful. The dialog provides several options for the user's next steps: "Open Implemented Design" (selected), "View Reports", "Open Hardware Manager", and "Generate Memory Configuration File". There is also a checkbox for "Don't show this dialog again".

In the background, the "Project Manager" panel shows the project structure with sources like "top(Behavioral) (top.vhd)". The "Project Sum" panel on the right shows project settings and synthesis status. The "Design Runs" panel at the bottom shows a table of design runs.

Name	Constraints	Status	WNS	TNS	WHS	THS
✓ synth_1	constrs_1	synth_design Complete!				
✓ impl_1	constrs_1	write_bitstream Complete!	NA	NA	NA	NA


To load the bitfile to the FPGA, you have to make sure your FPGA board is connected and switched on.

Then Project Manager-> Open Hardware Manager



Then double click on “Open Target” -> Autoconnect

Program Device (or right click on FPGA type)



Select the correct bitfile (e.g. /zwork/fpga/simplebsp/simplebsp.runs/impl_1/top.bit) and conform with clicking on "Program"

You now get a progressbar showing the progress in programming the FPGA.

After the programming you can test the FPGA image. Press the buttons btn0 and btn1 -> The two leds led4 and led5 should illuminate while pressing the buttons btn0 and btn1.

ALTERNATIVE: Programming a bitfile outside a project

Copy and unzip the given source files to `/zwork/dd/simplebsp_src`

Open a Linux terminal and type:

`./m1data.sh` //if prompted the password is `ubupw`


`source Modelsim106c_settings64.sh`

`source XilinxVivado201803_settings64.sh`


`vivado&`

To load the bitfile to the FPGA, you have to make sure your FPGA board is connected and switched on.


Then Flow-> Open Hardware Manager



Then double click on “Open Target” -> Autoconnect



Program Device (or right click on FPGA type)



Select the correct bitfile (e.g. /zwork/dd/simplebsp/simplebsp.runs/impl_1/top.bit) and confirm with clicking on “Program”

You now get a progressbar showing the progress in programming the FPGA.

After the programming you can test the FPGA image. Press the buttons btn0 and btn1 -> The two leds led4 and led5 should illuminate while pressing the buttons btn0 and btn1