


Metastability measurement system

GF180MCU · ECE 298A · Tiny Tapeout



Off-chip analysis



Draft I/O assignment


Tiny Tapeout logical ports

Signal	Dir.	Port assignment
Clock, active-low reset	In	clk, rst_n
Design select [1:0]	In	ui[3] (bit 0), uio[6] (bit 1)
Delay code [3:0]	In	ui[2:0] (bits 2:0), uio[7] (bit 3)
Start, source, data, mode	In	ui[4], ui[5], ui[6], ui[7]
Oscillator enable	In	uio[0]
Held 8-bit result	Out	uo[7:0]
Busy, done, fault	Out	uio[1], uio[2], uio[3]
Source monitor, trial monitor	Out	uio[4], uio[5]

ena is the Tiny Tapeout tile enable. Assignments remain provisional.

Project schedule

Proposed work periods. Review and submission dates follow the design plan.



Checkpoints

What each review must show

◆ 8 Oct

Design review

Architecture, experiment plan and error budget agreed

◆ 5 Nov

Timing review

Sampling delays and calibration validated in SPICE

◆ 26 Nov

Verification

Full system passes integrated RTL tests

◆ 7 Dec

Target submission

Final checks done; design files and documentation submitted