

# ECEN302 : Integrated Digital Electronics

## Lab 6 Submission : Vitis and the MicroBlaze IP

Daniel Eisen : 300447549


September 25, 2020

### 1 Overview


FPGA design is much more than simple logic definitions using small sequential and/or combinatorial designs. The Xilinx suit also allows, via the IP catalogue system, to include an entire microprocessor core directly to a device's fabric. Doing this allows the 'softcore' processor to be used in a management role of much more complex designed and larger applications. This lab covers how to add and setup the MicroBlaze softcore processor as a Vivado project and then export that implemented hardware to the Vitis IDE so that the processor can be developed for in plain C code.

### 2 Methodology

Firstly, a Vivado project is setup with a block diagram into which the MicroBlaze IP block is added. This allowed for device specific blocks and ports to be added, such as a reset and clock pin as well as a configurable GPIO block. From this Vivado can run multiple steps of automated design/connections to add blocks required by the included IP, MicroBlaze memory and peripherals, and map the net connections correctly.



From that a VHDL wrapper can be generated and the design fully implemented. As seen below this design consumes a fair bit more resources than the previously lab's smaller designs but there is still plenty of silicon left to construct the rest of a more complex design, such as signal processing units, hardware accelerators, video processors etc that can be monitored/managed by the softcore.



From the implemented design and bitstream the project can export the hardware and Vitis can be launched and setup to develop for that exports on-board MicroBlaze, for which we did the customary Hello World then made the LED's flash.

Connected to: Serial ( COM20, 9600, 0, 8 )

Connected to COM20 at 9600  
Hello World

Successfully ran Hello World application