ECEN302: Embedded Systems Lab 2 Submission Daniel Eisen: 300447549

August 14, 2020

Objectives

When designing in VHDL (or Verilog etc) the are various methods/approaches in obtaining the same


1

results. In this lab we explore multiple ways of structuring a VHDL module, using the example of a MUX in multiple configurations. This gave a good idea of how to use/implement standard module structures and the pros/cons of their use cases. $\mathbf{2}$ Methodology

2.1 **Dataflow Modelling**

Firstly we used dataflow modelling to implement a 1bit and a 2bit 2-to-1 multiplexer. This method is based mainly around concurrent assignment to either the ports directly, or an intermediate signal. I found that this method of structuring a module is particularly good operations are around getting

an input signal(s) and a known output is wanted, ie the data is known and the "component" makeup doesn't matter. Ie this is good for a simple module that isn't combining multiple pre-existing modules together. m0 i 10 О



RTL AND

10 m1_i_ 10 y[1:0] m[1:0] 11 11 RTL_OR

```
RTL_AND
                                    m1_i
                                           1
                               10
                                                                    m0_i_
                                                                10
                               11
                                    RTL AND
                                                                    RTL_OR
                                10
                                            0
Extending this to a bus input only required a second line for the second bit.
  ™ m_int[1:0]
  y_int[1:0]
When the source value changes it is evaluated, but the result can be delayed from being assigned to
its destination. This is seen in the simulation above (3ns).
```

```
2.2
      Structural Modelling
When the design more fits connecting multiple pre-existing components to defined the overall func-
tionality of the circuit, structural modelling can be used to instantiate these components (whether
they are other modules or just gate primitives).
In this section the previous design of the 2bit 2-to-1 with structural modelling. Building it out of
individual logic gate primitives, this involves instantiating each element type (and, not, or), port
mapping them, and creating each part and connecting them via internal signals. For this particular
```

use case this is far too tedious, and probably the wrong application of the structural modelling approach, as for such a simple more data oriented design the code becomes non-representatively long and complex/unreadable. m_OBUF[0]_inst

> and_comp2 0

m[1:0]

OBUF

m_OBUF[1]_inst

x[1:0] 0 IBUF x_IBUF[1]_inst O and_comp1 IBUF LUT2

LUT1

IBUF y_IBUF[1]_inst

y[1:0]

y_IBUF[0]_inst

IBUF Above is the result of the structural modelling approach. Behavioural Modelling 2.3In the dataflow example multiple port assignment is down concurrently, in the Behavioural model a process is defined for a specific function and the statements are then executed sequentially. When doing this with the muxs it is displayed as a mux element before synthesis, but after synthesis can either be implemented in a concurrent or sequential circuit. If this allows for the use of if, else, then etc.

RTL_MUX

m_i

S=1'b0

S=default

10

```
S=1'b0
                                         10[1:0]
                                                            O[1:0]
                                         11[1:0]
                                                       RTL_MUX
                 y_IBUF[0]_inst
                                                m_OBUF[0]_inst_i_1
                                                                      m_OBUF[0]_inst
                                                                      OBUF
                 y_IBUF[1]_inst
                                                    LUT3
                                                m_OBUF[1]_inst_i_1
                                                  10
                                                                      m_OBUF[1]_inst
                s IBUF inst
                                                  11
                                                                      OBUF
                                                    LUT3
2.4
      Mixed-Design Modelling
To bring it all together in a more useful application of the modelling methods, the
dataflow modelled 2-to-1 mux was imported into the project and used to build a 3-to-
           In this case, the mux_2bit_2_1 was imported and mapped, a intermediate out-
put signal created to feed the first out into the second, and the circuit functionality/-
connections defined using structural modelling.
                                                       This is an example of good application
of the structural method of using smaller modules to construct a more complex function.
                                    mux0
                                                                        mux1
   s0
                            x[1:0]
                                            m[1:0]
                                                                x[1:0]
                                                                                m[1:0]
                                                                                              m[1:0]
u[1:0]
                             y[1:0]
                                                                y[1:0]
v[1:0]
```

mux_2bit_2_1

m1_

BCB to 7 segment encoding lookup table (select statement) was used.

library IEEE;

end lab_2_1_1;

entity lab_2_1_1 is

mux_2bit_2_1

use IEEE.std_logic_1164.all;

Port (x : in std_logic;

 $y : in std_logic;$ $s : in std_logic;$ m : **out std_logic**);

specific displayed digit by setting/clearing the anodes. So the display of the first digit, its anode is cleared and the rest set high. an <= "11111110". To speed up the process the previously written

mux_2bit_2_1

x[1:0]

y[1:0]

mux_2bit_2_1

m[1:0]

BCD to 7 segment In a previous the 7 segment display was used. This time a config word was used to set the use a

y[1:0]

w[1:0]

s1

s0

v[1:0]

w[1:0]

Appendix

Mux

Part 1 - Dataflow

u[1:0]

Two Bit Mux library IEEE;

```
architecture Behavioral of lab_2_1_1 is
           m \ll (x \text{ and } (not s)) \text{ or } (s \text{ and } y);
      end Behavioral;
use IEEE.STD_LOGIC_1164.ALL;
entity mux_2bit_2_1 is
     Port ( x : in std_logic_vector (1 downto 0);
             y : in std_logic_vector(1 downto 0);
             s : in std_logic;
             m : out std_logic_vector (1 downto 0));
end mux_2bit_2_1;
architecture Behavioral of mux_2bit_2_1 is
begin
    m(0) \ll (x(0) \text{ and } (not s)) \text{ or } (y(0) \text{ and } s);
    m(1) \ll (x(1) \text{ and } (not s)) \text{ or } (y(1) \text{ and } s);
end Behavioral;
```

Port (x : in std_logic_vector (1 downto 0);

s : in std_logic;

architecture Behavioral of mux_2bit_2_1 is

y : in std_logic_vector(1 downto 0);

m : out std_logic_vector (1 downto 0));

 $m(0) \ll (x(0) \text{ and } (not s)) \text{ or } (y(0) \text{ and } s) \text{ after } 3 \text{ ns};$ $m(1) \ll (x(1) \text{ and } (not s)) \text{ or } (y(1) \text{ and } s) \text{ after } 3 \text{ ns};$

Port (x : in std_logic_vector (1 downto 0);

s : in std_logic;

architecture Behavioral of lab_2_3_1 is

signal not_sig : std_logic;

-- 2 input and gate

component and2 port (

end component;

component or 2 port (

end component;

component inv

 $or_comp0 : or2$ port map(

 $or_comp1 : or2$ port map(

library IEEE;

end $lab_2_4_1$;

begin

end Behavioral;

use IEEE.STD_LOGIC_1164.ALL;

begin

library IEEE;

end $lab_2_4_2$;

begin

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity mux_3_to_1 is

entity $lab_2_4_2$ is

process (x,y,s)begin

else

end if;

entity $lab_2_4_1$ is

end Behavioral;

Part 3 - Behavioural

Mux

 $i0 \Rightarrow and_sig(0),$ $i1 \Rightarrow and_sig(2)$,

 $i0 \Rightarrow and_sig(1)$, $i1 \Rightarrow and_sig(3)$,

use IEEE.STD_LOGIC_1164.ALL;

 $mux_2_1 : process (x, y, s)$

else

end if; end process ;

if(s='0') then $m \le y;$

 $m \le x;$

Port (x : in std_logic;

y : in std_logic; s : in std_logic; m : **out std_logic**);

architecture Behavioral of lab_2_4_1 is

Port (x : in std_logic_vector (1 downto 0);

s : in std_logic;

architecture Behavioral of lab_2_4_2 is

if (s='0') then $m \le x$

 $m \le y;$

y : in std_logic_vector (1 downto 0);

m : out std_logic_vector (1 downto 0));

 $o \implies m(0);$

 $o \implies m(1);$

-- 1 inpput NOT gate

-- 2 input OR gate

y : in std_logic_vector (1 downto 0);

signal and_sig : std_logic_vector (3 downto 0);

i0, i1 : $in std_logic$; o : **out std_logic**);

i0 , i1 : **in std_logic**; o : **out std_logic**);

m : out std_logic_vector (1 downto 0));

Mux delay

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity mux_2bit_2_1 is

end $mux_2bit_2_1$;

end Behavioral;

library IEEE;

end lab_2_3_1;

entity $lab_2_3_1$ is

use IEEE. std_logic_1164.all;

Part 2 - Structural

Two Bit Mux

```
port (
                i : in std_logic ;
                o : out std_logic );
     end component;
begin
     not\_comp : inv
          port map(
                i \implies s,
                o \Rightarrow not_sig);
     and\_comp0 : and2
           port map(
                i0 \implies x(0),
                i1 \Rightarrow not_sig,
                o \Rightarrow and_sig(0);
     and\_comp1 : and2
          port map(
                i0 \implies x(1),
                i1 \Rightarrow not_sig,
                o \Rightarrow and_sig(1);
     and\_comp2 : and2
           port map(
                i0 \Rightarrow y(0),
                i1 \implies s,
                o \Rightarrow and_sig(2);
     and\_comp3 : and2
           port map(
                i0 \Rightarrow y(1),
                i1 \implies s,
                o \implies and_sig(3));
```

```
end process;
end Behavioral;
```

Part 4 - Mixed

3 to 1 Mux

Two Bit Mux

```
s0 : in std\_logic;
            s1 : in std_logic;
            m : out std_logic_vector (1 downto 0));
end mux_3_{to_1};
architecture Behavioral of mux_3_to_1 is
    signal m_int : std_logic_vector (1 downto 0);
    component mux_2bit_2_1
         port ( x, y: in std_logic_vector (1 downto 0);
            s : in std_logic;
            m : out std_logic_vector (1 downto 0));
    end component;
begin
    mux0 : mux_2bit_2_1
         port map(
             x \implies u\,,
             y \implies v,
             s \implies s0,
             m \Rightarrow m_int;
    mux1 : mux_2bit_2_1
         port map(
             x \implies m_{int},
             y \implies w,
              s \implies s1,
             m \Rightarrow m;
```

Port (u : in std_logic_vector (1 downto 0);

v : in std_logic_vector (1 downto 0); w : in std_logic_vector (1 downto 0);

```
end Behavioral;
DCD to 7 seg
           library IEEE;
          use IEEE.STD_LOGIC_1164.ALL;
          entity dcd_7seg is
               Port (x : in STDLOGIC_VECTOR (3 downto 0);
                      an : out STD_LOGIC_VECTOR (7 downto 0);
                      seg : out STD_LOGIC_VECTOR (6 downto 0));
          end dcd_7seg;
          architecture Behavioral of dcd_7seg is
          begin
               an \leq "01111111";
               with x select
                    seg \ll "1111001" when "0001", --1
                               "0100100" when "0010", --2
                               "0110000" when "0011", <br/>—-3
                               "0011001" when "0100", --4
                               "0010010" when "0101", --5
                               "0000000" when "1000", -\!-\!8
                               "0010000" when "1001", -\!\!-\!\!9
                               "0001000" when "1010", -a "0000011" when "1011", -b
                               "1000110" when "1100", -\!-c
                               "0100001" when "1101", --d
                               "0000110" when "1110", --e
                               "0001110" when "1111", --f
                               "1000000" when others; --\theta
          end Behavioral;
```