ECEN301 Embedded Systems Lab 3 PWM, LDRs, Interrupts & Timers Submission

Daniel Eisen 300447549

September 2, 2020

1

Objectives

external interrupts. The use of interrupts allows for events of interest to instantaiously be 'noticed' and trigger specific code in a section known as the 'Interrupt Service Routine.'


2.1Introduction


level transducer Part I: PWM Output 2.2


PWM generation on the 8051 utilises the PCA counters compare function. Therefore the PCA must

```
6
   oid main(void)
9
      CR = 1;
      CCAPM0 = 0b01000010;
      CCAP0H = 128;
      while (1)
          CCAP0H = P0;
 The duty cycle of the PWM output is set by loading an 8bit unsigned value input the CCAP0H
 registers, with 0 resulting in a 100% cycle and 255 being near zero.
```

100%








constant and a varying signal is connected to the other. When the varying signal is large or smaller (in voltage) than the reference voltage the output will snap to either supply rail, in this case 5V or

0V. So when inputting the sensor voltage, then required edge can be generated when the light level sufficiently changes and an external interrupt can be triggered.



count++; void main (void) $\rm IEN0 = 0b10000001\,;$ //enable external interrupt 0 $\rm IEN1 = 0\,;$ //disable SPI and ACD inter TCON = 0b00000001; //set to select falling edge active char str[16]; initLCD();while (1) clearLCD(); sprintf(str, "%d", count);

writeLineLCD(str); delay (10000); Now that the hardware of the transducer is constructed and functional. The uC must be setup to enable external interrupts on the selected pin (with others disabled) and the relevant edge type set, in this case falling. A simple ISR just counts the number of interrupts generated, making the (wrong) assumption that accurately represents number of large light level changes and it then just displayed to the LCD panel

Due to output bouncing on the comparator output the count is in fact inaccurate, see Q.4 for more

This is an attribute of specific registers on the 8051. It describes the registers as being able to

Notes: The interrupt flag is hardware cleared so the program doe not have to handle this.

be set either with a full word, ie the full value of the entire register:

PSIDLE=1 /*equivalent*/ ADCON |= 0b0100000 2. Explain what the bits of the CCAPMn and CMOD registers do. The CCAPMn are the special function registers that are associated with each of the modules

Bit 1: PWM, this bit enables the pulse width modulation mode (on CEX output pin).

Bit 3: MAT, this sets when the PCA matches the capture/compare register. This triggers an

Or each/some bits of the register can be set individually using its 'bit mnemonic':

Bit 4, 5: CAPN, CAPP. These determine enable the edge type trigger of the capture mode. Positive and/or Negative

interrupt when enabled.

The CMOD register is the PCA counter mode SFR. Bit 0 enables an interrupt to be generated when the PCA overflows, ie CCON:CF is set, others are reserved.

timer0 overflow, and external clk on P1.2.

be generated when in match or compare mode.

Bit 2: TOG, when set the output pin CEX will toggle when a math

 $6Mhz/6/2^8 = 3.90625kHz$

Bits 2-1 are dedicated to selecting one of the sources for the PCA timer input; clk/6, clk/2,

3. What is the frequency, and how is it calculated? The a internal clk frequency is 6Mhz, by default (CMOD = 0b00XXX000) the PCA input is 1/6, and with the PWM using the lower

To change the frequency a different PCA input could be chosen, ie clk/2 or an external clock. But for greater control; using a auto-reloaded timer0 at varying values and using the overflow input can allow for varying the frequency in software.

anyway and runs as fast as possible. To eliminate bouncing the LM311 can setup with hysteresis to allow for thresholding the output

switching levels. This can be achieved with non-inverting feedback (R2) and input (R1) resistors

CCAPM0.1) with the compare function enabled (ECOM0, CCAPM0.6).

OUTPUT WAVEFORM DUTY CYCLE CCAPnH 25 90% https://sites.google.com/site/controlandelectronics/pwm-tutorial-using-8051 To test the implementation, the IO module was connected to P0 to provide input to the duty cycle

4. Does switch bounce occur, and if so how do you deal with it? Does your software restrict the number of interrupts you can generate in real time (i.e. is the software

This lab consisted of 2 sections. One implemented simple PWM output with a varying duty cycle set by the IO box. The second utilised a comparator and light sensor to form a simple brightness

The purpose of this lab was to introduce and familiarise the use of PWM generation, internal and

 $\mathbf{2}$ Methodology

be enabled (set CR bit), and the module in use (in this case 0) being set into PWM mode (PWN0,

3 5

16 17

2.3Specifically the LM311 in its single supply operation. To put it simply there are 2 inputs, 1 is held

Above shows the comparator circuit as constructed. With measurement of the varying resistance of 2 3 4

5 6

8

9

10

oid ISR (void) __interrupt (0)

details.

 $\mathbf{3}$

as in previous labs.

Questions

ADCON = ObOOOOOO

1. What is meant by 'bit addressable'?

in the PCA. Bit 0: ECCF, this enables or disables the CCON CCFx flag to allow for an interrupt request

Bit 6: ECOM, enables comparator function. Bit 7: Reserved

8 of 16 bits: This is confirmed on the scope.

working at a restrictively slow pace)? Yes, bouncing occurred quite heavily, often counting upwards of 3 time per external trigger. The software itself does not handle, filter or attempt to mitigate the comparator bouncing in

to get:

 $V_{TH} = ((R1 + R2) * V_{ref} - (R1 * V_{output-low}))/R2$ $V_{TL} = ((R1 + R2) * V_{ref} - (R1 * V_{output-high}))/R2$