ECEN302 : Integrated Digital Electronics Assignment 1 Submission

Daniel Eisen: 300447549 September 4, 2020

1. Look up the data sheet for the device we are using in the laboratory and then answer the following questions:

The device on the Nexys4 DDR and A7 boards if is the Artix-7 100T.

- (a) How many CLBs are there?

 There are 7925 CLB's (15850 logic slice pairs).
- There are 7925 CLB's (15850 logic slice pairs
- (b) How many I/O pins?
- user available I/O pins.

 (c) What I/O voltages can be accommodated and how is this configured?

The max supported single ended I/O is 300, but on the CSG324 package there are 210

- 1.2V, 1.5V, 1.8V, 2.5V and, 3.3V. These are selected by setting the IOSTANDARD in I/O planning or in the constraints file of your project.
- (d) What is the physical footprint?

The CSG324 package is 15x15 mm.
(e) What does "speed grade" mean?

Xilinx defines the 'Speed Grade" of specifically FPGA devices to be a general indication of the timing performance of that device. These are specified as relative rating with a

of the timing performance of that device. These are specified as relative rating with a device family. Ie -1,-2,-3 etc from slowest to fastest. Each speed grade level represents around a 10-15% performance difference.

2. With reference to the CLB:

- (a) How is combinatorial logic typically implemented?
- (b) What is the main purpose of the flipflops/latches?
- (c) What is the carry chain and what is it used for?
- (d) What is the deference between a SLICEM and a SLICEL?
- (e) How are the CLBs connected to other CLBs?
- 3. With regard to FPGA design:
 - (a) Describe the principle of pipelining and why it is often necessary?(b) Explain "setup" and "hold" timing?
 - (c) What is metastability and what are the two main causes of it?
 - (d) How do we typically deal with metastability?
 - (a) Describe the difference between Medicard N
 - (e) Describe the difference between Mealy and Moore FSMs
- VHDL design. Compare and Add Circuit. library IEEE;

use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL;

```
entity comp_add is
   port(
        a : in unsigned(2 downto 0);
        b : in unsigned(2 downto 0);
        comp : out std_logic;
        sum : out unsigned(3 downto 0)
        );
end comp_add;
architecture Behavioral of comp_add is
```


begin

```
process (a,b) begin
```

```
comp <= '1';
else
    comp <= '0';
end if;

sum <= ('0' & a) + ('0' & b);
end process;
end Behavioral;</pre>
```

if (a = b) then



400.

```
use IEEE.NUMERICSTD.ALL;
entity comp_add_tb is
   Port();
end comp_add_tb;
architecture Behavioral of comp_add_tb is
component comp_add
    port (
         a : in unsigned (2 downto 0);
        b : in unsigned(2 downto 0);
         comp : out std_logic;
         sum : out unsigned (3 downto 0)
         );
end component;
signal \ a_in : unsigned(2 \ downto \ 0) := (others \Rightarrow '0');
signal b_in : unsigned(2 downto 0) := (others \Rightarrow '0');
signal comp_sig : std_logic := '0';
signal sum\_sig : unsigned(3 downto 0) := (others \Rightarrow '0');
begin
ca0: comp_add port map (
    a \implies a_i n
    b \implies b_i n
    comp \Rightarrow comp sig,
    sum => sum_sig
);
process begin
  a_i = "001";
    b_{in} \le "101";
    wait for 100 ns;
    a_i = "010";
    wait for 100 ns;
    a_in <= "101";
    wait for 100 ns;
    b_{-in} \le "111";
    wait for 100 ns;
```

- 5. Below is a list of tools or methods that can assist and/or accelerate the development and debugging of code for FPGAs. For each one describe the process and its benefit to the developer. (note: it is expected that you write at least a quarter of an A4 page on each item. Feel free to include pictures).
 - (a) Schematic generation of synthesised and routed designs

(d) Integrated Logic Analyser (ILA)

(b) Test bench simulation(c) Timing analyser

end process;

end Behavioral;