### ECEN 405


## Lab 3: Power converters

# (Part 1 - Non-Synchronous buck converter) Submission

Daniel Eisen: 300447549

August 1, 2021


#### 1 MOSFET Source



Continuous Mode Source and Output at  $D \in \{0.1, 0.8\}$ 

The waveform above shows was captured at the high-side FET's source and shows the PWM signals (at 10% and 80%) scaled to the supply voltage (30V). Also present is the filter DC output.


### 2 Efficiency vs Output Current



Efficiency vs Output Current of Circuit (Collected via D sweep)

The above figure shows the varying efficiency of the buck converter with increasing output current. Observe that as the output current increases, the efficiency asymptotically increases towards its maximum. This is due to change in dominance between Switching and Conduction losses. At low duty cycles, conduction time and thus losses make up a small proportion of input current draw while the switching losses remain fixed (for a constant switching frequency and load). Ie for close to no output current, they always remain a lower limit on input current draw, and this proportion shift as D increases (and thus output current) and conduction losses make up the more of the proportion.

## 3 Synchronous vs Non-Synchronous Efficiency



Efficiency vs Output Current Comparison between non-sync and sync (Left: Ours, Right: Niels/Nick to show what it should have looked like)


The key differences in efficiency between sync and non-sync topologies is the low end of output current the lower they are more similar in efficiency but as output current increases the higher losses in the diode take over and the difference in efficiency makes itself more apparent.

Note due the very low max output currents these labs were running at, margin or error between the different circuit can result in erroneous results, as seen in left figure.

## 4 Use-cases and Applications

Compared to non-sync converters, synchronous regulation required 2 switching elements. This increases cost and complexity due to added driving and control requirements. Due the loss in efficiency (due to diode power loss) non-synchronous are used when cost, complexity are a limit and efficiency/density are not. Ie building a quick discrete converter in a lab.

## 5 Reduced Switching Frequency



Discontinuous Mode Source and Output at  $D \in \{0.1, 0.8\}$ 

THe above figures shows the buck-converter transitioned into discontinuous conduction mode. It is observed that the 10% and 80% PWM scaled output, but also a lower voltage decaying step part way into the high side off time. This is due the inductor current reaching zero.