## ECEN302 : Integrated Digital Electronics Lab 4 Submission

Daniel Eisen: 300447549 September 11, 2020

## The purpose of these lab exercises was to explore and utilise Finite State Machine (FSM) modelling in

1

 $\mathbf{2}$ 

**Objectives** 

implementing a solution in HDL. Specifically it aims to solve to distinct problems with each a Mealy and a Moore FSM, exploring the differences in design, implementation and function/behaviours; both advantages and downsides.

## 2.1 Mealy

Methodology

#### Mealy State Machines change their output based on their current input and present state, rather than just the present state. This means that the output can be asynchronous to the clock as the

Use clk\_period

Moore: Sequence Detector

SYNC\_PROC : process (clk)

else

if rising\_edge(clk) then

if (reset = '1') then  $state \le S0;$ 

state <= next\_state;

begin

01


input can be external and independent from the state change clock. Due the lack of absolute reliance of state-based output they can generally have less states. However, less states doesn't always mean simpler to implement.

This was shown with these exercises as each tasks was better suited to the other kind of FSM.

library IEEE;
use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.numeric\_std.all;

```
entity FSM_Mealy1 is
            ain : in STDLOGIC;
    Port (
             clk: in STD_LOGIC;
             reset : in STD_LOGIC;
             yout : out STD_LOGIC;
             county: out std_logic_vector(3 downto 0));
end FSM_Mealy1;
architecture Behavioral of FSM_Mealy1 is
type state_type is (S0, S1, S2);
signal state , next_state : state_type;
signal\ count: unsigned(3\ downto\ 0) := (others \Rightarrow '0');
begin
SYNC_PROC : process (clk)
begin
    if rising_edge(clk) then
             if (reset = '1') then
                    state \leq S0;
                    count <= "0000";
             else
                    state <= next_state;
             end if;
             if (ain = '1') then
                 count \le count + 1;
             end if;
end process;
OUTPUT DECODE: process (state, ain)
begin
    yout <= '0';
    case (state) is
        when S0 \Rightarrow
             if (ain = '1') then
                 vout <= '1';
             end if;
        when others =>
             yout <= '0';
    end case;
end process;
NEXT STATE DECODE: process (state, ain)
begin
    next_state <= state;
    case (state) is
        when S0 \Rightarrow
             if (ain = '1') then
                  next_state \ll S1;
             end if;
        when S1 \Rightarrow
             if (ain = '1') then
                 next_state \ll S2;
             end if;
        when S2 \Rightarrow
             if (ain = '1') then
                  next_state \le S0;
             end if;
    end case;
end process;
countv <= std_logic_vector(count(3 downto 0));
end Behavioral;
 Name
           Value
```



1X

S1

0

-00

10 or 01

 $0X \qquad \frac{S0}{0} \qquad 00 \text{ or } 11$ 

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FSM_Moore is
    Port (
        clk: in std_logic;
        reset: in std_logic;
        ain: in std_logic_vector (1 downto 0);
        yout: out std_logic);
end FSM_Moore;

architecture Behavioral of FSM_Moore is

type state_type is (S0, S1, S2, S3);
signal state, next_state: state_type;
begin
```

```
end if;
    end if;
end process;
NEXT STATE DECODE: process (state, ain)
begin
    next_state \le S0;
    case (state) is
         when S0 \Rightarrow
             if (ain = "10" or ain = "11") then
                  next_state <= S1;
             else
                  next_state <= state;
             end if;
         when S1 \Rightarrow
             if (ain = "00") then
                  next_state \le S2;
             elsif (ain = "01") then
                  next_state \le S0;
             else
                  next\_state \le state;
             end if;
         when S2 \Rightarrow
             if (ain = "10" or ain = "01") then
                  next_state \ll S3;
             else
                  next_state <= state;
             end if;
         when S3 \Rightarrow
             if (ain = "11") then
                  next_state \le S2;
             elsif (ain = "00") then
                next_state \le S0;
             else
                  next_state <= state;
             end if;
    end case;
end process;
OUTPUT_DECODE : process (state)
```

## 

# end process;end Behaviora

begin

case (state) is when S0 =>

when  $S1 \Rightarrow$ 

when  $S2 \Rightarrow$ 

when  $S3 \Rightarrow$ 

end case;

yout <= '0';

yout  $\ll$  '0';

yout <= '1';

yout <= '1';

Concluding

While I see the advantages of mealy I much preferred the design and implementation of a Moore

design as it made *more* intuitive sense to me and generally took less time.