ECEN302: Integrated Digital Electronics Lab 3 Submission

Daniel Eisen: 300447549

September 3, 2020

Objectives 1

This lab focuses on code reusability and packaging. It's purpose is to show and familiarise ourselves with wrapping up sections of code for multiple reuses throughout the project. These are done with Procedures and Functions; each with different specification and use cases, as well as unique restrictions. Lastly there is an exercise in testbench development, an integral part of HDL design as it allows

for the quickly modelling an implementation and extracting more internal information about the operation that can even be seen in hardware.

For procedures and functions the flow was to read and run a simpler provided vhdl program to

Methodology

 $\mathbf{2}$

confirm it functionality then to write a more complex/larger design and confirm its functionality with a provided testbench. In the testbench section, we are provided with an example in which be enable/explore tcl-console

output and then we write our own to provide a specified output. 2.1Procedures

Procedures are a more general purpose sub-programming construct, and allow for wrapping up

practically any logical block of code for reuse. It can be sequential or combinatorial, contain delays, take any port types as arguments etc. It is simply wrapped and called later. - $Module\ Name:\ calc_even_parity_procedure$

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STDLOGIC_UNSIGNED.ALL;
library UNISIM;
use UNISIM. VComponents. all;
```

```
Entity calc_even_parity_procedure Is Port (
        Signal ain: in STD_LOGIC_VECTOR (7 downto 0);
        Signal parity: out STD_LOGIC
end calc_even_parity_procedure ;
Architecture behavior of calc_even_parity_procedure Is
procedure calc_even_parity
   (signal input : in std_logic_vector(7 downto 0);
```


```
signal is_par : out std_logic) is
begin
  is_par \ll (((input(0)) XNOR (input(1))) XNOR ((input(2)) XNOR (input(3))))
            XOR (((input(4)) XNOR (input(5))) XNOR ((input(6)) XNOR (input(7))));
end calc_even_parity;
begin
```

calc_even_parity(ain, parity); end behavior;

```
determined if it had even parity i.e. equal 0 and 1. Parity being represented by a 0 and non-parity
To achieve this simply, cascading XOR operations on the neighbouring bit pairs, as shown below and
```

implemented above.

The procedure we designed and wrote was an 8-bit parity checker that took a 8-bit input number and



requirements: The logic must be purely combinatorial, a return type must be specified, can only accept input arguments, and contain non-blocking operations.

2.2


2.3

Functions

- $Module\ Name:\ calc_ones_function$ library IEEE;

Functions are a more specialised method of code wrapping. Differing primary in that they can return a value directly for use, not just modifying a signal/port. More specifically they have much stricter

```
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STDLOGIC_UNSIGNED.ALL;
library UNISIM;
use UNISIM. VComponents. all;
Entity calc_ones_function Is Port (
        Signal ain: in STDLOGIC-VECTOR (7 downto 0);
        Signal number_of_ones : out STDLOGIC_VECTOR (2 downto 0)
);
end calc_ones_function ;
Architecture behavior of calc_ones_function
                 function add_two_values (
                     signal input : std_logic_vector (7 downto 0))
        return std_logic_vector is
            variable count : std_logic_vector(2 downto 0) := "000";
        begin
            for i in 0 to 7 loop
                if input (i) = '1' then
                    count := count + 1;
               end if;
            end loop;
        return count:
        end add_two_values;
 begin
 number_of_ones <= add_two_values(ain);</pre>
end behavior;
```



The code and testing above, demonstrated the use of a function taking a 8 bit input and counting each bit that contains a one, and returns a 3 bit word. This is done inside a loop, and testing with

Above shows the tcl console output writing achieved by the testbench, this required some uncom-

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM. VComponents. all;
Entity waveform_generation_tb Is
```

```
begin
            process
               begin
            wait for 40 \text{ ns}; a \leq \text{not } a;
```

Architecture behavior of waveform_generation_tb Is

Signal a : STD_LOGIC := '0'; Signal g1 : STD_LOGIC := '0'; Signal g2 : STDLOGIC := '1';

end waveform_generation_tb;

simply toggles thee signal using not.

menting write calls and casting string literals as string'.

-- Module Name: $waveform_generation_tb$

```
wait for 20 \text{ ns}; g2 \ll \text{not } g2;
            wait for 20 \, \text{ns}; a \ll \text{not a};
            wait for 20 \text{ ns}; g1 \ll \text{not } g1;
            wait for 20 \,\mathrm{ns}; g2 \ll not g2;
     end process;
end behavior;
```

wait for 20 ns; $g1 \ll \text{not } g1$;

This is testbench written to achieve the specified output. It uses wait statements for timing and