# Project 1: Optimizing the Performance of a Pipelined Processor

518030990028, TAKEHIRO MATSUNAGA, matsunagatakehiro@sjtu.edu.cn 518030990025, EDUARDO WANG ZHENG, eduardo@sjtu.edu.cn

April 29, 2020

#### 1 Introduction

This project is divided into three parts: part A, B and C.

In part A, we write and simulate the following three Y86 programs: **sum.ys**, which iteratively sums linked list elements. **rsum.ys**, which recursively sums linked list elements. **copy.ys**, which copies a source block to a destination block. My partner writes and simulates **sum.ys** successfully first. After that, I and my partner writes and simulates **rsum.ys** and **copy.ys** separately, both succeed.

In part B, we modify the file **seq-full.hcl** to add new instruction. My partner also start first but get stuck when debugging at the GUI mode. I debug the same code and finally work it out.

In part C, I first modify **pipe-full.hcl** to add new instruction. After that, we modify **ncopy.ys** together.

#### **Arrangement:**

TAKEHIRO MATSUNAGA: Part A, Part B, including corresponding experiment report, LATEX layout and conclusion

EDUARDO WANG ZHENG: Introduction and Part C, includining corresponding experiment report, conclusion.

## 2 Experiments

#### 2.1 Part A

#### 2.1.1 Analysis

First pass the pointer of array to function and initialize **%eax**, which denotes **sum**. And judge wether the array is empty(the first value or address is zero). If

it is, finish the function, or add the element to **sum**. Then get the next address which is four bytes after the element. If address is zero, finish or continue to loop. Finally when the loop is done, return the value by **%eax**.

#### (b) rsum.ys

First pass the pointer of array to function and initialize **%eax**, which denotes **sum**. Line-30,Save the **%ebp** which is the current element pointer(will be used in recurrence). And see whether the next address is legal. If it is zero, jump out of the function, and stop recurrence. If not save push the current pointer which point to the element now, then call **rsum\_list** itself again. As long as the recurrence stop, the pointers in stack will be popped and all element each pointer point to will be summed.

#### (c) copy.ys

Push three argument in stack and call function. In function, get them from stack. Reading from source and writing to destination until the length becomes 0. Whenever succeed to read and write the length will decrease 1.

#### 2.1.2 Code

#### (a) sum.ys

```
code is written by TAKEHIRO MATSUNAGA
    # Student ID: 518030990028
    # sum.ys
    # Execution begins at address 0
    .\;pos\;\;0
             irmovl Stack, %esp
                                      # Set up stack pointer
    init:
    irmovl Stack, %ebp
                             # Set up base pointer
                              # Execute main program
    call Main
    halt
10
    #sample list array
11
12
    .align 4
13
    ele1:
    .long 0x00a
14
15
    .long ele2
16
    ele2:
             .long 0x0b0
17
    .long ele3
            .long 0xc00
18
    ele3:
    .long 0
19
20
21
    # MAIN function
22
    Main:
23
    irmovl ele1 , %esi
                              # array ptr -> source index
24
    call sum\_list
25
^{26}
27
    # function -- int sum_list(list_ptr ls)
   # return value to %eax
29
    sum_list:
   irmovl $0, %eax
mrmovl (%esi), %ebx
                              # %eax is sum
31
    andl %ebx, %ebx
33
                              # no element in array
    je L2
34
   L1:
            mrmovl (% esi), %ebx
35
    addl %ebx, %eax
                              \# add to sum
    mrmovl 4(% esi), %ebx
    andl %ebx, %ebx
```

#### (b) rsum.ys

```
\# code is written by TAKEHIRO MATSUNAGA \# Student ID: 518030990028
 3
    # rsum.ys
    # Execution begins at address 0
    .pos 0
             irmovl Stack, %esp
 6
    init:
    irmovl Stack, %ebp
 7
    call Main
9
    halt
10
    #sample list array
11
    .align 4
12
13
    ele1:
    .long 0x00a
14
    .long ele2
ele2: .long 0x0b0
15
16
17
    .long ele3
    ele3: .long 0xc00.long 0
18
19
20
    # MAIN function
21
    Main: irmovl ele1, %esi
irmovl $0, %eax
22
23
    pushl %esi
24
25
    call rsum_list
26
^{27}
    # function --- int rsum_list(list_ptr ls)
28
29
    rsum_list:
30
    pushl %ebp
                               # protect ret address and save bp
    rrmovl %esp, %ebp
31
                               # stack handle
32
    mrmovl 8(%ebp), %esi
                               # %esi get arg
34
    andl %esi , %esi
                               # if zero or addr
35
    je ZERO
36
37
    rrmovl %esi, %ebp
                               # save %ebp
    mrmovl 4(% esi), %esi
                               # next
    pushl %esi
    call rsum_list
popl %esi
40
                               # func call
                               # right sp
42
    mrmovl (%ebp), %ebx
                               # %ebx = value
    addl %ebx, %eax
    jmp FIN
44
                               # loop
45
    ZERO:
             irmovl $0, %eax
46
             popl %ebp
47
   FIN:
48
    ret
49
50
    # The stack starts here and grows to lower addresses
51
    .pos 0x200
    Stack:
52
```

#### (c) copy.ys

```
|\# code is written by TAKEHIRO MATSUNAGA
    # Student ID: 518030990028
    # copy.ys
    # Execution begins at address 0
     .pos 0
    init:
               irmovl Stack, %esp
    irmovl Stack, %ebp
    call Main
    halt
10
     .align 4
11
    # Source block
12
13
    src:
    .long 0x00a
14
    .long 0x0b0
15
16
    # Destination block
17
18
     dest:
    .long 0x111
19
    long 0x222.long 0x333
20
21
22
    # MAIN function
^{23}
    Main:
24
    irmovl src, %esi
25
    irmovl dest, %edi
irmovl $3, %eax
pushl %esi
26
27
28
29
     pushl %edi
30
     pushl %eax
31
     call copy_block
32
33
34
     # function — int copy_block(int *src, int *dest, int len)
     copy_block:
36
     pushl %ebp
    rrmovl %esp, %ebp
38
    \begin{array}{ll} mrmovl & 8(\%ebp) \;,\; \%ebx \\ mrmovl & 12(\%ebp) \;,\; \%edi \\ mrmovl & 16(\%ebp) \;,\; \%esi \end{array}
40
                                   # get arg from stack
    irmovl $0, %eax andl %ebx, %ebx
                                    \# %eax = result
44
                                    # len == 0?
45
     je ZERO
46
     Ľ1:
    mrmovl (%esi), %edx
rmmovl %edx, (%edi)
                                    # get elem from src
                                    # write elem to dst
    irmovl $4, %ecx addl %ecx, %edi addl %ecx, %esi xorl %edx, %eax irmovl $-1, %ecx
                                    # next elem of src , dst
51
                                    # xor chexk sum
52
53
54
     addl %ecx, %ebx
                                    # len ---
55
    jne L1
56
57
    ZERO:
             popl %ebp
58
59
    # The stack starts here and grows to lower addresses
60
61
     .pos 0x100
     Stack:
62
```

#### 2.1.3 Evaluation

```
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yas sum.ys
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yis sum.yo
Stopped in 31 steps at PC = 0x11. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%eax:
         0x00000000
                            0x00000cba
%esp:
         0x00000000
                            0x00000100
%ebp:
         0x00000000
                            0x00000100
%esi:
         0x00000000
                            0x00000024
Changes to memory:
0x00f8: 0x00000000
                            0x00000037
0x00fc: 0x00000000
                            0x00000011
```

Figure 1: result of **sum.ys** 

```
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yas rsum.ys
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yis rsum.yo
Stopped in 62 steps at PC = 0x14. Status 'HLT', CC Z=0 S=0 O=0
Changes to registers:
%eax:
         0x00000000
                               0x00000cba
%ebx:
          0x00000000
                               0x0000000a
 Gesp:
          0x00000000
                               0x000001fc
          0x00000000
                               0x00000200
 Gebp:
%esi:
          0×00000000
                               0x0000001c
Changes to memory:
0x01cc: 0x00000000
                               0x00000024
0x01d0: 0x00000000
                               0x00000060
0x01d8: 0x00000000
                               0x0000001c
0x01dc: 0x00000000
0x01e0: 0x00000000
                               0x00000060
                               0x00000024
0x01e4: 0x00000000
                               0x00000014
0x01e8: 0x00000000
                               0x00000060
                               0x0000001c
0x01ec: 0x00000000
0x01f0: 0x00000000
                               0x00000200
0x01f4: 0x00000000
                               0x0000003f
 0x01f8: 0x00000000
                               0x00000014
0x01fc: 0x00000000
                               0x00000011
```

Figure 2: result of rsum.ys

```
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yas copy.ys
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yis copy.yo
Stopped in 49 steps at PC = 0x3. Status 'HLT', CC Z=1 S=0 0=0
Changes to registers:
%eax:
          0x00000000
                              0x00000cba
%ecx:
          0x00000000
                              0xffffffff
          0x00000000
%edx:
                              0x00000c00
%esp:
          0x00000000
                              0x000000f4
%ebp:
          0x00000000
                              0x00000100
                              0x00000020
%esi:
          0x00000000
                              0x0000002c
%edi:
          0x00000000
Changes to memory:
0x0020: 0x00000111
                              0x00000000a
0x0024: 0x00000222
                              0x000000b0
0x0028: 0x00000333
                              0x00000c00
                              0x00000100
0x00e8: 0x00000000
0x00ec: 0x00000000
                              0x00000049
0x00f0: 0x00000000
                              0x00000003
0x00f4: 0x00000000
                              0x00000020
0x00f8: 0x00000000
                              0x00000014
0x00fc: 0x00000000
                              0x00000011
```

Figure 3: result of copy.ys

#### 2.2 Part B

#### 2.2.1 Analysis

stage	iaddl V, rB
fetch:	$icode:ifun \leftarrow M_1[PC]$
	$rA:rB \leftarrow M_1[PC+1]$
	$valC \leftarrow M_4[PC+2]$
	$valP \leftarrow PC + 6$
decode:	$valB \leftarrow R[rB]$
execute:	$\begin{aligned} \text{valE} \leftarrow \text{valC} + \text{valB} \\ \text{Set CC} \end{aligned}$
memory:	
write back:	$R[rB] \leftarrow valE$
PC update:	$PC \leftarrow valP$

iaddl is the operation which add an immediate and a number in register and put result in the register. So we know the instruction is 6 byte because it has immediate. **rA** is 0xfH in instruction code which is trivial. We just consider **rB** which pass to **ALU B** and immediate which pass to **ALU A**. Adding them and do not forget to change the flag condition state, which is **Set CC** in this stage. Write back to **rB** and go to next instruction.

#### 2.2.2 Code

```
#code is rewritten by TAKEHIRO MATSUNAGA
  #Student ID: 518030990028
   #/* $begin seq-all-hcl */
4
  5
  # HCL Description of Control for Single Cycle Y86 Processor SEQ
     Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010
  <del>```</del>
  ## Your task is to implement the iaddl instruction
10
  ## The file contains a declaration of the icodes
11
  ## for iaddl (HADDL)
12
  ## Your job is to add the rest of the logic to make it work
13
  15
  <del>```</del>
17
  quote '#include <stdio.h>'
quote '#include "isa.h"'
quote '#include "sim.h"'
   quote 'int sim_main(int argc, char *argv[]);'
  quote 'int gen_pc(){return 0;}'
quote 'int main(int argc, char *argv[])'
```

```
24
  | quote ' {plusmode=0; return sim_main(argc, argv); }'
25
26
   27
        Declarations. Do not change/remove/delete any of these
   28
29
   30
   intsig INOP
                   ٬Î_NOΡ '
31
   intsig IHALT
                  'I_HALT'
32
   intsig IRRMOVL
                  'I_RRMOVL
33
   intsig IIRMOVL
34
                  'I_IRMOVL
   intsig IRMMOVL
                  'I RMMOVL
35
   intsig IMRMOVL
                  'I_MRMOVL
36
   intsig IOPL
37
                   'I ALU
                   ^{\prime}I_{-}JMP
38
   intsig IJXX
   intsig ICALL
                  'I CALL
39
   intsig IRET
                  'I_RET
40
                   'I PHSHL
41
   intsig IPUSHL
   intsig IPOPL
                  'I_POPL'
42
43
   # Instruction code for iaddl instruction
                  'I_IADDL'
   intsig HADDL
44
45
   ##### Symbolic represenations of Y86 function codes
46
                                                                    #####
47
   intsig FNONE
                  'F_NONE'
                                 # Default function code
48
   ##### Symbolic representation of Y86 Registers referenced explicitly #####
49
50
   intsig RESP
                   'REG_ESP'
                                 # Stack Pointer
                   'REG_EBP'
51
   intsig REBP
                                 # Frame Pointer
                  'REG_NONE'
52
   intsig RNONE
                                 # Special value indicating "no register"
53
54
   ##### ALU Functions referenced explicitly
                                                                    #######
55
   intsig ALUADD
                  ^{\prime}A\_\!\mathrm{ADD}^{\prime}
                                 # ALU should add its arguments
56
57
   ##### Possible instruction status values
                                                                    ####
   intsig SAOK
                   'STAT_AOK'
                                        # Normal execution
59
   intsig SADR
                   'STAT_ADR'
                                 # Invalid memory address
   intsig SINS
                  'STAT\_INS'
                                 # Invalid instruction
61
   intsig SHLT
                   'STAT_HLT'
                                 # Halt instruction encountered
63
   64
65
   ##### Fetch stage inputs
                                        #####
66
   intsig pc 'pc'
                                         # Program counter
67
   ##### Fetch stage computations
                                        #####
   intsig imem_icode 'imem_icode'
                                        # icode field from instruction memory
68
                                         # ifun field from instruction memory
69
   intsig imem_ifun
                    'imem_ifun
                    'icode'
70
   intsig icode
                                         # Instruction control code
71
   intsig ifun
                    'ifun
                                        # Instruction function
72
   intsig rA
                    'ra'
                                        # rA field from instruction
   intsig rB
                    '{
m rb} ,
                                         # rB field from instruction
73
   intsig valC
74
                    'valc'
                                        # Constant from instruction
75
   intsig valP
                    'valp'
                                        # Address of following instruction
   boolsig imem_error 'imem_error'
                                         # Error signal from instruction memory
76
   boolsig instr_valid 'instr_valid'
                                        # Is fetched instruction valid?
77
78
   ##### Decode stage computations
79
                                        ######
   intsig valA
                                         # Value from register A port
80
                   'vala'
                                         # Value from register B port
   intsig valB
                  'valb'
81
82
83
   ##### Execute stage computations
                                        #####
                                         # Value computed by ALU
84
   intsig valE
                  'vale
                  'cond'
                                         # Branch test
85
   boolsig Cnd
86
   ##### Memory stage computations
87
                                        #####
                                         # Value read from memory
88
   intsig valM
                  'valm'
                                         # Error signal from data memory
   boolsig dmem_error 'dmem_error'
89
90
```

```
92
            Control Signal Definitions.
93
     94
     ###################### Fetch Stage
95
                                               96
97
     # Determine instruction code
98
     int icode =
     imem_error: INOP;
99
100
      1: imem_icode;
                                   # Default: get from instruction memory
101
102
     # Determine instruction function
103
104
     int ifun = [
imem_error: FNONE;
105
                                    # Default: get from instruction memory
106
      1: imem_ifun;
107
108
     bool instr_valid = icode in
{ INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL, IIADDL };
109
110
111
112
     # Does fetched instruction require a regid byte?
113
     bool need_regids = icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
114
115
     IIRMOVL, IRMMOVL, IMRMOVL, IIADDL };
116
117
118
     # Does fetched instruction require a constant word?
119
     bool need_valC =
120
     icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL };
121
122
     ######## Decode Stage
                                              123
124
     ## What register should be used as the A source?
125
      int srcA =
     icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA; icode in { IPOPL, IRET } : RESP; 1 : RNONE; # Don't need register
126
127
129
131
     ## What register should be used as the B source?
     int srcB = [
     icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : rB; icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP; 1 : RNONE; # Don't need register
135
136
137
138
     ## What register should be used as the E destination?
     int dstE =
139
     in t dstE = {
  icode in { IRRMOVL } && Cnd : rB;
  icode in { IIRMOVL, IOPL, IIADDL} : rB;
  icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
  1 : RNONE; # Don't write any register
140
141
143
144
145
     \#\# What register should be used as the M destination?
146
     int dstM =
147
     icode in { \stackrel{`}{\text{IMRMOVL}}, \stackrel{`}{\text{IPOPL}} } : \text{rA};
148
149
     1 : RNONE; # Don't write any register
150
     1;
151
    152
153
     \#\!\# Select input A to ALU
154
     int aluA =
155
     icode in { IRRMOVL, IOPL } : valA;
156
    | icode in { IIRMOVL, IOFL } : ValA;
| icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : valC;
| icode in { ICALL, IPUSHL } : -4;
| icode in { IRET, IPOPL } : 4;
157
158
```

```
160
    |# Other instructions don't need ALU
161
162
163
    ## Select input B to ALU
164
     int aluB =
     icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
165
     IPUSHL, IRET, IPOPL, IIADDL } : valB;
icode in { IRRMOVL, IIRMOVL } : 0;
166
167
168
     # Other instructions don't need ALU
169
170
171
     \#\# Set the ALU function
     int alufun = [
icode == IOPL : ifun;
172
173
     1 : ALUADD;
174
175
176
     ## Should the condition codes be updated?
bool set_cc = icode in { IOPL, IIADDL };
177
178
179
     ############ Memory Stage
                                             180
181
182
     ## Set read control signal
     bool mem_read = icode in { IMRMOVL, IPOPL, IRET };
183
184
185
     ## Set write control signal
     bool mem_write = icode in { IRMMOVL, IPUSHL, ICALL };
186
187
188
     ## Select memory address
189
      int mem\_addr =
     icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE; icode in { IPOPL, IRET } : valA; # Other instructions don't need address
190
191
192
193
194
195
     ## Select memory input data
     int mem_data = [
197
     # Value from register
     icode in { IRMMOVL, IPUSHL } : valA;
199
     # Return PC
     icode == ICALL : valP;
     # Default: Don't write anything
203
204
    ## Determine instruction status
     int Stat = [
205
     imem_error | | dmem_error : SADR;
      !instr_valid: SINS;
     icode == IHALT : SHLT;
208
     1 : SAOK;
209
210
     ];
211
212
     213
214
     ## What address should instruction be fetched at
215
216
     int\ new\_pc = [
     # Call. Use instruction constant
icode == ICALL : valC;
# Taken branch. Use instruction constant
217
218
219
     # Lanch blanch. Ose instruction constant icode == IJXX && Cnd : valC;
# Completion of RET instruction. Use value from stack icode == IRET : valM;
# Default: Use incremented PC
220
221
222
223
224
     1 : valP;
225
     #/* $end seq-all-hcl */
226
```

#### 2.2.3 Evaluation

```
:k@ubuntu:~/Computer Architecture/project1-handout/sim/seq$ cd ../y86-code; make
 testssim
 ./seq/ssim -t asum.yo > asum.seq
 ../seq/ssim -t asumr.yo > asumr.seq
 ../seq/ssim -t cjr.yo > cjr.seq
 ./seq/ssim -t j-cc.yo > j-cc.seq
 ../seq/ssim -t poptest.yo > poptest.seq
 ./seq/ssim -t pushquestion.yo > pushquestion.seq
 ./seq/ssim -t pushtest.yo > pushtest.seq
 ../seq/ssim -t prog1.yo > prog1.seq
 ../seq/ssim -t prog2.yo > prog2.seq
../seq/ssim -t prog3.yo > prog3.seq
 ./seq/ssim -t prog4.yo > prog4.seq
 ../seq/ssim -t prog5.yo > prog5.seq
 ../seq/ssim -t prog6.yo > prog6.seq
 ./seq/ssim -t prog7.yo > prog7.seq
 ./seq/ssim -t prog8.yo > prog8.seq
../seq/ssim -t ret-hazard.yo > ret-hazard.seq
grep "ISA Check" *.seq
asum.seq:ISA Check Succeeds
asumr.seq:ISA Check Succeeds
cjr.seq:ISA Check Succeeds
j-cc.seq:ISA Check Succeeds
poptest.seq:ISA Check Succeeds
prog1.seq:ISA Check Succeeds
prog2.seq:ISA Check Succeeds
prog3.seq:ISA Check Succeeds
prog4.seq:ISA Check Succeeds
prog5.seq:ISA Check Succeeds
prog6.seq:ISA Check Succeeds
prog7.seq:ISA Check Succeeds
prog8.seq:ISA Check Succeeds
pushquestion.seq:ISA Check Succeeds
pushtest.seq:ISA Check Succeeds
ret-hazard.seq:ISA Check Succeeds
rm asum.seq asumr.seq cjr.seq j-cc.seq poptest.seq pushquestion.seq pushtest.seq
 prog1.seq prog2.seq prog3.seq prog4.seq prog5.seq prog6.seq prog7.seq prog8.seq
 ret-hazard.seq
```

Figure 4: correctness test of seq-full.hcl

```
tk@ubuntu:~/Computer Architecture/project1-handout/sim/y86-code$ cd ../ptest;mak
e SIM=../seq/ssim TFLAGS=-i
./optest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
All 58 ISA Checks Succeed
./jtest.pl -s ../seq/ssim
All 96 ISA Checks Succeed
./ctest.pl -s ../seq/ssim
All 96 ISA Checks Succeed
./ctest.pl -s ../seq/ssim
All 22 ISA Checks Succeed
./htest.pl -s ../seq/ssim
All 22 ISA Checks Succeed
./htest.pl -s ../seq/ssim
All 756 ISA Checks Succeed
```

Figure 5: **iaddl** test of **seq-full.hcl** 

#### 2.3 Part C

#### 2.3.1 Analysis

The task is consist of two parts: modify **pipe-full.hcl** to add new instruction., modify **ncopy.ys** to make it run faster. The first part is almost the same to modify the file seq-full.hcl, which is relevantly easy. So the key part is to modify **ncopy.ys**. After discussion, we mainly find two Optimization points:

- 1. Add the **iaddl** instruction, which is already done by modifying **pipe-full.hcl**. After that, we can replace the arithmetic operation with **iaddl**. At the same time, because **iaddl** has the step of **set CC**, the corresponding **andl** instruction is unnecessary.
- 2. Loop unrolling. Unroll by a factor of 4, we can Eliminate unnecessary instructions. However, to handle the case that the number of elements is not divisible by 4, we need an extra loop(Loop2) that simply copy src to dst one by one and check if the element we have moved is valid in each test (test 1 5). If the element is valid, we increment the count(%eax).

#### 2.3.2 Code

#### pipe-full.hcl

```
Name: Eduardo Wang Zheng
2
     Student ID: 518030990025
3
   #iaddl:
                 f_i code : f_i fun \leftarrow M1[PC]
4
       fetch:
   #
                 D_rA : D_rB <— M[PC + 1]
E_valC <— M4[PC + 2]
D_valP <— PC + 6
5
   #
6
   #
7
   #
                 E_valB <--- R[rB]
8
       decode:
   #
9
   #
       execute:
                 e\_valE < --- E\_valC + E\_valB
10
   #
                 Set CC
11
   #
       memory:
   #
       write back: R[rB] <- e_valE
12
      PC update: PC <-- D_valP
13
14
15
16
17
18
   #/* $begin pipe-all-hcl */
19
   20
       HCL Description of Control for Pipelined Y86 Processor
        Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010
21
22
   23
24
   ## Your task is to implement the iaddl and leave instructions
25
   ## The file contains a declaration of the icodes
26
   ## for iaddl (IIADDL) and leave (ILEAVE)
27
     Your job is to add the rest of the logic to make it work
28
29
   30
                   Don't alter these
31
   <del>``</del>
32
   quote '#include <stdio.h>'
quote '#include "isa.h"'
33
        "#include "pipeline.h"
"#include "stages.h"
   quote
   quote
        '#include "sim.h"
        'int sim_main(int argc, char *argv[]);'
```

```
39
   | quote 'int main(int argc, char *argv[]) { return sim_main(argc, argv); } '
40
41
   Do not change/remove/delete any of these
42
        Declarations.
   43
44
   45
   intsig INOP
                  ٬Î_NOΡ '
46
    intsig IHALT
                 'I_HALT'
47
    intsig IRRMOVL
                 'I_RRMOVL
48
    intsig IIRMOVL
49
                  'I_IRMOVL
    intsig IRMMOVL
                  'I RMMOVL
50
    intsig IMRMOVL
                 'I_MRMOVL
51
    intsig IOPL
52
                  'I ALU
                  ^{\prime}I_{-}JMP ^{\prime}
53
    intsig IJXX
    intsig ICALL
                 'I CALL
54
    intsig IRET
                 'I_RET
55
                  'I PUSHL
56
    intsig IPUSHL
    intsig IPOPL
57
                 'LPOPL
58
   # Instruction code for iaddl instruction
                 'I_IADDL
59
   intsig HADDL
60
   # Instruction code for leave instruction
                  'I_LEAVE'
61
   intsig ILEAVE
62
   ##### Symbolic represenations of Y86 function codes
63
                                                          #####
64
    intsig FNONE
                 'F_NONE'
                              # Default function code
65
66
   ##### Symbolic representation of Y86 Registers referenced
                                                          #####
67
   intsig RESP
                  'REG_ESP'
                                   # Stack Pointer
                  'REG_EBP'
68
    intsig REBP
                                   # Frame Pointer
   intsig RNONE
69
                  'REG_NONE'
                                   # Special value indicating "no register"
70
71
   72
    intsig ALUADD
                 ^{\prime}A\_ADD^{\prime}
                                   # ALU should add its arguments
74
   ##### Possible instruction status values
                                                          #####
    intsig SBUB
                 `STAT\_BUB'
                              # Bubble in stage
    intsig SAOK
                  'STAT_AOK'
76
                               # Normal execution
    intsig SADR
                  'STAT_ADR'
                               # Invalid memory address
77
    intsig SINS
78
                  'STAT_INS'
                               # Invalid instruction
    intsig SHLT
                 'STAT_HLT'
79
                               # Halt instruction encountered
81
   83
84
85
   intsig F_predPC 'pc_curr->pc'
                                   # Predicted value of PC
86
   87
88
                                   # icode field from instruction memory
89
    intsig imem_icode
                   'imem_icode'
90
    intsig imem_ifun
                    'imem_ifun'
                                   # ifun field from instruction memor
                 'if_id_next->icode'
                                     (Possibly modified) instruction code
91
    intsig f_icode
                                   #
    intsig f_ifun
                 'if_id_next->ifun
92
                                     Fetched instruction function
                 'if_id_next ->valc'
    intsig f_valC
                                   # Constant data of fetched instruction
93
                 'if_id_next->valp'
                                   #
    intsig f_valP
                                     Address of following instruction
94
    boolsig imem_error 'imem_error
                                   # Error signal from instruction memory
95
    boolsig instr_valid 'instr_valid'
                                   # Is fetched instruction valid?
96
97
98
   intsig D_icode 'if_id_curr->icode'
99
                                   # Instruction code
   intsig D_rA 'if_id_curr_>ra'
intsig D_rB 'if_id_curr_>rb'
intsig D_valP 'if_id_curr_>valp'
                                   # rA field from instruction
# rB field from instruction
100
101
                                   # Incremented PC
102
103
104
   105
   intsig d_srcA
                  'id_ex_next->srca' # srcA from decoded instruction
106
```

```
107
   | intsig d_srcB
                     'id_ex_next->srcb' # srcB from decoded instruction
    intsig d_rvalA 'd_regvala'
                                         # valA read from register file
108
    intsig d_rvalB 'd_regvalb'
                                         # valB read from register file
109
110
    111
    intsig E_icode 'id_ex_curr->icode'
                                         # Instruction code
# Instruction function
112
    intsig E_ifun
                   'id_ex_curr ->ifun
113
    intsig E_valC
                   'id_ex_curr_>valc '
                                          # Constant data
114
    intsig E_srcA
                   'id_ex_curr ->srca'
                                          # Source A register ID
115
                   'id_ex_curr_>vala'
116
    intsig E_valA
                                          # Source A value
                                         # Source B register ID
# Source B value
                   'id_ex_curr ->srcb '
117
    intsig E_srcB
                  'id_ex_curr ->valb'
    intsig E_valB
118
    intsig E_dstE 'id_ex_curr->deste'
                                         # Destination E register ID
119
    intsig E_dstM 'id_ex_curr->destm'
                                         # Destination M register ID
120
121
    122
    intsig e_valE 'ex_mem_next->vale' # valE generated by ALU boolsig e_Cnd 'ex_mem_next->takebranch' # Does condition hold?
123
124
    intsig e_dstE 'ex_mem_next->deste'
                                            # dstE (possibly modified to be RNONE)
125
126
    ##### Pipeline Register M intsig M_stat 'ex_mem_curr->status'
127
                                               128
                                            # Instruction status
    Intsig M_stat ex_mem_curr->scarus
intsig M_icode 'ex_mem_curr->icode'
intsig M_ifun 'ex_mem_curr->ifun'
intsig M_valA 'ex_mem_curr->vala'
129
                                             # Instruction code
130
                                            # Instruction function
131
                                             # Source A value
    intsig M_dstE 'ex_mem_curr->deste'
132
                                            # Destination E register ID
    intsig M_valE 'ex_mem_curr->vale'
intsig M_dstM 'ex_mem_curr->destm'
133
                                             # ALU E value
134
                                             # Destination M register ID
    boolsig M_Cnd 'ex_mem_curr->takebranch' # Condition flag
135
136
    boolsig dmem_error 'dmem_error'
                                            # Error signal from instruction memory
137
138
    intsig m_valM 'mem_wb_next->valm' intsig m_stat 'mem_wb_next->status'
139
                                            # valM generated by memory
140
                                             # stat (possibly modified to be SADR)
141
142
    intsig W_stat 'mem_wb_curr->status'
143
                                            # Instruction status
     intsig W_icode 'mem_wb_curr->icode '
                                             # Instruction code
144
    intsig W_dstE 'mem_wb_curr->deste'
intsig W_valE 'mem_wb_curr->vale'
                                             # Destination E register ID
146
                                              ALU E value
    intsig W_dstM 'mem_wb_curr->destm'
                                             # Destination M register ID
    intsig W_valM 'mem_wb_curr->valm'
                                            # Memory M value
149
150
    151
         Control Signal Definitions.
    152
153
154
    ############## Fetch Stage
                                     155
    ## What address should instruction be fetched at
156
157
    int f_pc = [
158
    # Mispredicted branch. Fetch at incremented PC
    M_{\text{-icode}} = IJXX \&\& !M_{\text{-}Cnd} : M_{\text{-}valA};
159
    # Completion of RET instruction.
160
    W_icode == IRET : W_valM;
# Default: Use predicted value of PC
161
162
    1 : F_predPC;
163
164
165
166
    ## Determine icode of fetched instruction
    int f_icode = [
167
    imem_error : INOP:
168
169
    1: imem_icode;
170
    1;
171
172
    # Determine ifun
173
    int f ifun = [
   | imem_error : FNONE;
```

```
175
    1: imem_ifun;
176
    1;
177
178
     # Is instruction valid?
     bool instr_valid = f_icode in
179
     { INOP, IHALT, IRRMOVL, IRMOVL, IRMOVL, IMRMOVL,
180
     IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL, IIADDL); #make IADDL valid
181
182
183
184
185
     # Determine status code for fetched instruction
     int f_stat =
186
     imem_error: SADR;
187
     !instr_valid : SINS;
188
     f_{icode} == IHALT : SHLT;
189
    1 : SAOK;
190
191
     1;
192
193
     # Does fetched instruction require a regid byte?
194
     bool need_regids =
                  { IRRMOVL, IOPL, IPUSHL, IPOPL,
195
     f_icode in
    IIRMOVL, IRMMOVL, IMRMOVL, IIADDL}; # IADDL requires a regid byte
196
197
198
     # Does fetched instruction require a constant word?
199
     bool need_valC =
     f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL }; # IADDL requires a constant word
200
201
202
203
     # Predict next value of PC
204
     int \ f\_predPC =
205
     f_icode in { IJXX, ICALL } : f_valC;
     1 \ : \ f\_valP \; ;
206
207
208
209
    210
212
     ## What register should be used as the A source?
213
     int d_srcA =
214
     D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D_rA;
     D_icode in { IPOPL, IRET } : RESP;
1 : RNONE; # Don't need register
216
217
    ## What register should be used as the B source?
     int d_srcB =
     Dicode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D_rB; #IADDL register should be used as the B source D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
     1 : RNONE; # Don't need register
224
225
226
     ## What register should be used as the E destination?
227
     int d_{-}dstE = [
228
    D_icode in { IRRMOVL }&&e_Cnd : D_rB; #condition changes
D_icode in { IIRMOVL, IOPL, IIADDL} : D_rB; #IADDL register should be used as the E destination
D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
1 : RNONE; # Don't write any register
229
230
231
232
233
234
     \#\# What register should be used as the M destination?
235
236
     int d_dstM =
     D_icode in { IMRMOVL, IPOPL } : D_rA;
237
     1 : RNONE; # Don't write any register
238
239
240
    ## What should be the A value?
241
242 ## Forward into decode stage for valA
```

```
243
   | int d_val A = [
    D_icode in { iCALL, IJXX } : D_valP; # Use incremented PC
244
    d_srcA == e_dstE : e_valE;
                                   # Forward valE from execute
245
    d_srcA == M_dstM : m_valM;
                                    # Forward valM from memory
    d_srcA == M_dstE : M_valE;
d_srcA == W_dstM : W_valM;
                                    # Forward valE from memory
247
                                    # Forward valM from write back
248
    # Forward valE from write back
249
    1 : d_rvalA; # Use value read from register file
250
251
252
253
    int d_valB = [
254
    d_srcB == e_dstE : e_valE;
                                    # Forward valE from execute
    d_srcB == M_dstM : m_valM;
                                    # Forward valM from memory
255
    \texttt{d\_srcB} \; =\!\!\!\!= \; \texttt{M\_dstE} \; : \; \texttt{M\_valE} \, ;
256
                                    # Forward valE from memory
    d_srcB == W_dstM : W_valM;
d_srcB == W_dstE : W_valE;
257
                                    # Forward valM from write back
258
                                    # Forward valE from write back
259
    1 : d_rvalB; # Use value read from register file
260
261
262
    263
264
    ## Select input A to ALU
265
     int aluA =
                  IRRMOVL, IOPL } : E_valA;
266
    E_icode in
                  IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : E_valC; #IADDL register uses input A to ALU
    E\_icode\ in
267
    E_icode in { ICALL, IPUSHL } : -4;
E_icode in { IRET, IPOPL } : 4;
268
269
270
    # Other instructions don't need ALU
271
272
273
    # Other instructions don't need ALU
274
275
276
    ## Select input B to ALU
     int aluB =
     E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
    IPUSHL, IRET, IPOPL, IIADDL \} : E_valB; #IADDL register uses input B to ALU E_icode in \{ IRRMOVL, IIRMOVL \} : 0;
    # Other instructions don't need ALU
282
284
    ## Set the ALU function
    int alufun =
     E_icode == IOPL : E_ifun;
288
    1 : ALUADD;
290
291
    ## Should the condition codes be updated?
    bool set_cc = E_icode in { IOPL, IIADDL } &&
    # State changes only during normal operation
    m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS, SHLT }; #condition changes
295
296
    ## Generate valA in execute stage
297
                            # Pass valA through stage
298
    int e_valA = E_valA;
299
300
    ## Set dstE to RNONE in event of not-taken conditional move
301
    int e_dstE =
302
    E_icode == IRRMOVL && !e_Cnd : RNONE;
303
    1 : E_{-}dstE;
304
    1;
305
    306
307
308
    ## Select memory address
309
    int mem_addr =
    M_icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : M_valE;
310
```

```
| M_{icode}  in \{ IPOPL, IRET \} : M_{valA};
311
     # Other instructions don't need address
312
313
314
315
     ## Set read control signal
     bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET };
316
317
    ## Set write control signal
318
319
     bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
320
321
     \#/* $begin pipe-m_stat-hcl */
     ## Update the status
322
323
     int m_stat =
     dmem_error : SADR;
324
     1 : M_stat;
325
326
     #/* $end pipe-m_stat-hcl */
327
328
     \#\!\# Set E port register ID
329
330
     int w_dst\bar{E} = W_dstE;
331
332
     ## Set E port value
     int w_valE = W_valE;
333
334
     ## Set M port register ID
335
336
     int w_dstM = W_dstM;
337
     ## Set M port value int w_valM = W_valM;
338
339
340
341
     ## Update processor status
342
      int Stat =
     W_stat == SBUB : SAOK;
343
344
     1 : W_stat;
345
346
    348
     \# Should I stall or inject a bubble into Pipeline Register F? \# At most one of these can be true.
     bool F_bubble = 0;
     bool F_stall =
     # Conditions for a load/use hazard
      E_icode in { IMRMOVL, IPOPL } &&
     E_dstM in { d_srcA , d_srcB } || # Stalling at fetch while ret passes through pipeline IRET in { D_icode , E_icode , M_icode };
359
     # Should I stall or inject a bubble into Pipeline Register D?
     # At most one of these can be true.
360
     bool D_stall =
361
     # Conditions for a load/use hazard E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA , d_srcB };
362
363
364
365
366
     bool D_bubble =
     # Mispredicted branch
367
      (E_icode == IJXX && !e_Cnd) ||
368
     # Stalling at fetch while ret passes through pipeline
# but not condition for a load/use hazard
!(E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }) &&
369
370
371
     IRET in { D_icode, E_icode, M_icode };
372
373
     \# Should I stall or inject a bubble into Pipeline Register E? \# At most one of these can be true.
374
375
376
     bool E_stall = 0;
     bool E_bubble =
377
    # Mispredicted branch
```

```
| (E_icode == IJXX && !e_Cnd) ||
       # Conditions for a load/use hazard
380
       E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB};
381
382
383
       \# Should I stall or inject a bubble into Pipeline Register M? \# At most one of these can be true. bool M_stall = 0;
384
385
386
       # Start injecting bubbles as soon as exception passes through memory stage bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in { SADR, SINS, SHLT };
387
388
389
       \# Should I stall or inject a bubble into Pipeline Register W? bool W_stall = W_stat in { SADR, SINS, SHLT }; bool W_bubble = 0;
390
391
392
       #/* $end pipe-all-hcl */
393
```

#### ncopy.ys

```
# Name: Eduardo Wang Zheng
    # Student ID: 518030990025
    #/* $begin ncopy-ys */
    # ncopy.ys - Copy a src block of len ints to dst.
    # Return the number of positive ints (>0) contained in src.
8
    # Include your name and ID here.
9
    # Describe how and why you modified the baseline code.
10
    <del>```</del>
    # Do not modify this portion
    # Function prologue.
    ncopy: pushl %ebp
                                         # Save old frame pointer
    rrmovl %esp,%ebp
                                # Set up new frame pointer
    pushl %esi
                                # Save callee-save regs
17
    pushl %ebx
18
    pushl %edi
    mrmovl 8(%ebp),%ebx
                                # src
    mrmovl 16(%ebp),%edx
21
                                # len
    mrmovl 12(%ebp),%ecx
                                # dst
24
    25
    # You can modify this portion
    # Loop header
27
    xorl %eax,%eax
                           \# count = 0;
    iaddl \$-3, \%edx
                           \# \operatorname{len} - = 3
28
29
                           # if so, goto Done:
    ile next_start
30
31
    Loop1:
    mrmovl (%ebx), %esi # read val from src...
mrmovl 4(%ebx), %edi # read val from src + 1
rmmovl %esi, (%ecx) # ...and store it to dst
rmmovl %edi, 4(%ecx) # store it to dst + 1
32
35
36
    test1:
    andl %esi , %esi
                           \# * src <= 0 ?
37
38
    jle test2
    iaddl $1, %eax
                           \# count++
39
40
    test2:
                           \# *(src + 1) \le 0 ?
    andl %edi , %edi
41
42
    jle test3
iaddl $1, %eax
                           # count++
43
44
    test3:
    mrmovl 8(\%ebx), \%esi \# read val from src + 2
45
    mrmovl 12(\%\text{ebx}), \%\text{edi} \# \text{read} val from \text{src} + 3 rmmovl \%\text{esi}, 8(\%\text{ecx}) \# \text{store} it to \text{dst} + 2 rmmovl \%\text{edi}, 12(\%\text{ecx}) \# \text{store} it to \text{dst} + 3
46
```

```
andl %esi , %esi
                       \# *(src + 2) \le 0?
49
   jle test4
50
   iaddl $1, %eax
                        # count++
51
   test4:
   andl %edi, %edi
                        \# *(src + 3) <= 0?
53
   jle Npos
54
    iaddl $1, %eax
                         # count++
55
   Npos:
56
   iaddl $16, %ebx
iaddl $16, %ecx
iaddl $-4, %edx
andl %edx,%edx
57
                        # src += 4
                        # dst += 4
58
                        # len -= 4
59
                         \# len > 0?
60
61
   jg Loop1
                        \# if so, goto Loop:
   next_start:
iaddl $3, %edx
62
                        \# len += 3
63
   jle Done
64
   loop2:
65
   mrmovl (%ebx), %esi # read val from src rmmovl %esi, (%ecx) # store it to dst andl %esi, %esi # *src <= 0 ?
66
67
69
    jle test5
   iaddl $1, %eax
                       # count++
70
   test5:
iaddl $4, %ebx
71
                        # src += 1
72
   iaddl $4, %ecx
                        # dst += 1
73
74
    iaddl \$-1, \%edx
                        # len -= 1
    jg loop2
   77
   # Do not modify the following section of code
    # Function epilogue.
   Done:
popl %edi
popl %ebx
79
                             \# Restore callee-save registers
80
81
82
    popl %esi
    rrmovl %ebp, %esp
84
    popl %ebp
86
   # Keep the following label at the end of your function
88
    End:
    #/* $end ncopy-ys */
```

#### 2.3.3 Evaluation

```
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipe$ ./check-len.pl <
ncopy.yo
ncopy length = 236 bytes</pre>
```

Figure 6: length check.hcl

```
53 instructions executed
Status = HLT
Condition Codes: Z=1 S=0 O=0
Changed Register State:
         0x00000000
0x00000000
%eax:
                              0x0000abcd
%ecx:
                              0x00000024
         0x00000000
                              0x000000f8
%esp:
%ebp:
%esi:
         0x00000000
                              0x00000100
         0x00000000
                              0x0000a000
Changed Memory State:
0x00f0: 0x00000000
                              0x00000100
0x00f4: 0x00000000
                              0x00000039
0x00f8: 0x00000000
                              0x00000014
0x00fc: 0x00000000
                              0x00000004
ISA Check Succeeds
CPI: 49 cycles/38 instructions = 1.29
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipe$
```

Figure 7: Execute asumi.yo

```
parallels@parallels-vm:~/Desktop/projecti-handout/sim/sim/ptest$ make SIM=../pipe/psim
./optest.pl -s ../pipe/psim
Simulating with ../pipe/psim
All 49 ISA Checks Succeed
./jtest.pl -s ../pipe/psim
All 64 ISA Checks Succeed
./ctest.pl -s ../pipe/psim
Simulating with ../pipe/psim
All 22 ISA Checks Succeed
./htest.pl -s ../pipe/psim
Simulating with ../pipe/psim
All 600 ISA Checks Succeed
parallels@parallels-vm:~/Desktop/projecti-handout/sim/sim/ptest$ make SIM=../pipe/psim TFLAGS=-i
./optest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim -i
```

Figure 8: Performing regression tests.

```
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipe$ ../misc/yis sdri
ver.yo
Stopped in 52 steps at PC = 0x29. Status 'HLT', CC Z=1 S=0 0=0
Changes to registers:
%eax:
        0x00000000
                        0x00000002
                        0x00000144
%ecx:
        0x00000000
%esp:
        0x00000000
                        0x0000017c
%ebp:
        0x00000000
                        0x00000188
Changes to memory:
0x0134: 0x00cdefab
                        0xffffffff
0x0138: 0x00cdefab
                        0xfffffffe
0x013c: 0x00cdefab
                        0x00000003
                        0x00000004
0x0140: 0x00cdefab
0x0174: 0x00000000
                        0x00000188
0x0178: 0x00000000
                        0x00000029
                        0x00000118
0x017c: 0x00000000
0x0180: 0x00000000
                        0x00000134
0x0184: 0x00000000
                        0x00000004
```

Figure 9: Testing driver files on the ISA simulator

```
47
48
49
50
51
52
53
54
55
56
57
58
60
61
62
63
             OK
             ΟK
             OK
             0K
             OK
             OK
             OK
             ΟK
             ΟK
128
             ΟK
192
             OK
256
             OK
68/68 pass correctness test
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipeS
```

Figure 10: Testing code on arrange of block lengths with the ISA simulator

```
grep "ISA Check" *.pipe
asum.pipe:ISA Check Succeeds
asumr.pipe:ISA Check Succeeds
cjr.pipe:ISA Check Succeeds
j-cc.pipe:ISA Check Succeeds
poptest.pipe:ISA Check Succeeds
prog1.pipe:ISA Check Succeeds
prog2.pipe:ISA Check Succeeds
prog3.pipe:ISA Check Succeeds
prog3.pipe:ISA Check Succeeds
prog3.pipe:ISA Check Succeeds
prog5.pipe:ISA Check Succeeds
prog6.pipe:ISA Check Succeeds
prog6.pipe:ISA Check Succeeds
prog7.pipe:ISA Check Succeeds
prog8.pipe:ISA Check Succeeds
pushquestion.pipe:ISA Check Succeeds
pushtest.pipe:ISA Check Succeeds
pushtest.pipe:ISA Check Succeeds
pushtest.pipe:ISA Check Succeeds
ret-hazard.pipe:ISA Check Succeeds
ret-hazard.pipe:ISA Check Succeeds
ret-hazard.pipe:ISA Check Succeeds
ret-hazard.pipe prog2.pipe prog3.pipe prog4.pipe prog5.pipe prog6.pipe prog7.
pipe prog8.pipe ret-hazard.pipe
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/y86-code$
```

Figure 11: Testing pipeline simulator on the benchmark programs

Figure 12: Testing code on a range of block lengths with the pipeline simulator




Figure 13: Performance test

## 3 Conclusion

#### 3.1 Problems

①Installing issue

```
itsa.ct202:9: warning: variable 'empty_line' set but not used [:Munused-lariable]

int empty_line = 1;

gcc -Wall -02 yis.o isa.o -o yis
gcc -Wall -02 -c yas.c
gcc -02 - c yas-grammar.o
gcc -Wall -02 yas-grammar.o yas.o isa.o -lfl -o yas
/usr/bhi/dz -cannot find -lfl
collect2: error: ld returned 1 exit status
Wakefile:22: erclpe for target 'yas' failed
maks[1]: *** [yas] Error 1
make[1]: leaving directory 'home/parallels/Desktop/projecti-handout/slm/si
c c
kefile:2e: recipe for target 'all' failed
make: *** [all] Error 2
parallels@parallels-vn:-/Desktop/projecti-handout/slm/sins
```

Figure 14: Installing issue

 ${\bf Solution}:$  Using sudo apt-get install flex bison command to install flex and bison.

2) Modifying .hcl file




Figure 15: Modifying issue

Solution: The name of the variable is different. Cnd is changed to e\_Cnd. Set CC should be modified as E\_icode in { IOPL, IIADDL } && !m\_stat

# in { SADR, SINS, SHLT } && !W\_stat in { SADR, SINS, SHLT } (3)matherr when make psim

tkgubuntu:-/Computer Architecture/projecti-handout/sin/pipe\$ make psin
# Butlding the pipe-full.hcl version of PIPE
./misc/hcl2c -n pipe-full.hcl vpipe-full.hcl > pipe-full.c
gcc -Wall -02 -tsystem /usr/include/tcl8.5 -I../misc -DHAS\_GUI -0 psim psim.c pi
pe-full.c
./misc/sia.c -L/usr/itb -ltk8.5 -ltcl8.5 -lm
/tmp/ccPoTJlG.o:(.data.rel+0x0): undefined reference to 'matherr'
collect2: error: ld returned 1 exit status
Makefile:42: recipe for target 'psim' falled
make: \*\*\*! [Psim] Error

Figure 16: matherr issue



Figure 17: matherr solution

**Solution**: In **psim.c** remove 2 lines related to matherr.

#### 3.2 Achievements

From this project, we mainly learn the following things:

- (1)Write and simulate the Y86 programs.
- ②Modify .hcl file, have a shallow understanding of the HCL Description of Control for Single Cycle and Pipelined Y86 Processor.
- (3) Have a deeper understanding of loop unrolling and how the performance changes with different unrolling factors.

#### 4 Reference

Computer Systems A Programmers Perspective 2e  $\,$ -Bryant· O'Hallaron https://blog.csdn.net/lishichengyan/article/details/79511161 https://blog.csdn.net/qq\_34262582/article/details/105465658