

Project 1: Optimizing the Performance of a Pipelined Processor

518030990028, TAKEHIRO MATSUNAGA, matsunagatakehiro@sjtu.edu.cn
518030990025, EDUARDO WANG ZHENG, eduardo@sjtu.edu.cn

April 29, 2020

1 Introduction

This project is divided into three parts: part A , B and C.

In part A, we write and simulate the following three Y86 programs: **sum.js**, which iteratively sums linked list elements. **rsum.js**, which recursively sums linked list elements. **copy.js**, which copies a source block to a destination block. My partner writes and simulates **sum.js** successfully first. After that, I and my partner writes and simulates **rsum.js** and **copy.js** separately, both succeed.

In part B, we modify the file **seq-full.hcl** to add new instruction. My partner also start first but get stuck when debugging at the GUI mode. I debug the same code and finally work it out.

In part C, I first modify **pipe-full.hcl** to add new instruction. After that, we modify **ncopy.js** together.

Arrangement:

TAKEHIRO MATSUNAGA: Part A, Part B,including corresponding experiment report, L^AT_EX layout and conclusion

EDUARDO WANG ZHENG: Introduction and Part C,including corresponding experiment report, conclusion.

2 Experiments

2.1 Part A

2.1.1 Analysis

First pass the pointer of array to function and initialize **%eax**, which denotes **sum**. And judge whether the array is empty(the first value or address is zero). If

it is, finish the function, or add the element to **sum**. Then get the next address which is four bytes after the element. If address is zero, finish or continue to loop. Finally when the loop is done, return the value by **%eax**.

(b) **rsum.y**

First pass the pointer of array to function and initialize **%eax**, which denotes **sum**. Line-30, Save the **%ebp** which is the current element pointer (will be used in recurrence). And see whether the next address is legal. If it is zero, jump out of the function, and stop recurrence. If not save push the current pointer which point to the element now, then call **rsum_list** itself again. As long as the recurrence stop, the pointers in stack will be popped and all element each pointer point to will be summed.

(c) **copy.y**

Push three argument in stack and call function. In function, get them from stack. Reading from source and writing to destination until the length becomes 0. Whenever succeed to read and write the length will decrease 1.

2.1.2 Code

(a) **sum.y**

```

1  # code is written by TAKEHIRO MATSUNAGA
2  # Student ID: 518030990028
3  # sum.y
4  # Execution begins at address 0
5  .pos 0
6  init:    irmovl Stack, %esp      # Set up stack pointer
7  irmovl Stack, %ebp              # Set up base pointer
8  call Main                        # Execute main program
9  halt
10
11 #sample list array
12 .align 4
13 ele1:
14 .long 0x00a
15 .long ele2
16 ele2:    .long 0x0b0
17 .long ele3
18 ele3:    .long 0xc00
19 .long 0
20
21 # MAIN function
22 Main:
23 irmovl ele1, %esi                # array ptr -> source index
24 call sum_list
25 ret
26
27 # function—int sum_list(list_ptr ls)
28 # return value to %eax
29 sum_list:
30 irmovl $0, %eax                  # %eax is sum
31 mrmovl (%esi), %ebx
32 andl %ebx, %ebx
33 je L2                            # no element in array
34 L1:    mrmovl (%esi), %ebx
35 addl %ebx, %eax                  # add to sum
36 mrmovl 4(%esi), %ebx
37 andl %ebx, %ebx

```

```

38 | je L2                # whether array is finish
39 | rrmovl %ebx, %esi    # next
40 | jmp L1
41 | L2:      ret
42 |
43 | # The stack starts here and grows to lower addresses
44 | .pos 0x100
45 | Stack:

```

(b) rsum.y

```

1 | # code is written by TAKEHIRO MATSUNAGA
2 | # Student ID: 518030990028
3 | # rsum.y
4 | # Execution begins at address 0
5 | .pos 0
6 | init:  irmovl Stack, %esp
7 | irmovl Stack, %ebp
8 | call Main
9 | halt
10 |
11 | #sample list array
12 | .align 4
13 | ele1:
14 | .long 0x00a
15 | .long ele2
16 | ele2:  .long 0x0b0
17 | .long ele3
18 | ele3:  .long 0xc00
19 | .long 0
20 |
21 | # MAIN function
22 | Main:  irmovl ele1, %esi
23 | irmovl $0, %eax
24 | pushl %esi
25 | call rsum_list
26 | ret
27 |
28 | # function—int rsum_list(list_ptr ls)
29 | rsum_list:
30 | pushl %ebp          # protect ret address and save bp
31 | rrmovl %esp, %ebp   # stack handle
32 | mrmovl 8(%ebp), %esi # %esi get arg
33 |
34 | andl %esi, %esi     # if zero or addr
35 | je ZERO
36 |
37 | rrmovl %esi, %ebp   # save %ebp
38 | mrmovl 4(%esi), %esi # next
39 | pushl %esi
40 | call rsum_list      # func call
41 | popl %esi           # right sp
42 | mrmovl (%ebp), %ebx # %ebx = value
43 | addl %ebx, %eax
44 | jmp FIN             # loop
45 |
46 | ZERO:  irmovl $0, %eax
47 | FIN:   popl %ebp
48 | ret
49 |
50 | # The stack starts here and grows to lower addresses
51 | .pos 0x200
52 | Stack:

```

(c) copy.y

```

1  # code is written by TAKEHIRO MATSUNAGA
2  # Student ID: 518030990028
3  # copy.y
4  # Execution begins at address 0
5  .pos 0
6  init:  irmovl Stack, %esp
7  irmovl Stack, %ebp
8  call Main
9  halt
10
11  .align 4
12  # Source block
13  src:
14  .long 0x00a
15  .long 0x0b0
16  .long 0xc00
17  # Destination block
18  dest:
19  .long 0x111
20  .long 0x222
21  .long 0x333
22
23  # MAIN function
24  Main:
25  irmovl src, %esi
26  irmovl dest, %edi
27  irmovl $3, %eax
28  pushl %esi
29  pushl %edi
30  pushl %eax
31  call copy_block
32  ret
33
34  # function—int copy_block(int *src, int *dest, int len)
35  copy_block:
36  pushl %ebp
37  rrmovl %esp, %ebp
38
39  mrmovl 8(%ebp), %ebx
40  mrmovl 12(%ebp), %edi
41  mrmovl 16(%ebp), %esi  # get arg from stack
42
43  irmovl $0, %eax        # %eax = result
44  andl %ebx, %ebx        # len == 0?
45  je ZERO
46  L1:
47  mrmovl (%esi), %edx    # get elem from src
48  rmmovl %edx, (%edi)    # write elem to dst
49  irmovl $4, %ecx
50  addl %ecx, %edi
51  addl %ecx, %esi        # next elem of src, dst
52  xorl %edx, %eax        # xor check sum
53  irmovl $-1, %ecx
54  addl %ecx, %ebx        # len —
55  jne L1
56
57  ZERO:  popl %ebp
58  ret
59
60  # The stack starts here and grows to lower addresses
61  .pos 0x100
62  Stack:

```

2.1.3 Evaluation

```
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yas sum.y
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yis sum.yo
Stopped in 31 steps at PC = 0x11. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%eax: 0x00000000      0x00000cba
%esp: 0x00000000      0x00000100
%ebp: 0x00000000      0x00000100
%esi: 0x00000000      0x00000024

Changes to memory:
0x00f8: 0x00000000      0x00000037
0x00fc: 0x00000000      0x00000011
```

Figure 1: result of `sum.y`

```
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yas rsum.y
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yis rsum.yo
Stopped in 62 steps at PC = 0x14. Status 'HLT', CC Z=0 S=0 O=0
Changes to registers:
%eax: 0x00000000      0x00000cba
%ebx: 0x00000000      0x0000000a
%esp: 0x00000000      0x000001fc
%ebp: 0x00000000      0x00000200
%esi: 0x00000000      0x0000001c

Changes to memory:
0x01cc: 0x00000000      0x00000024
0x01d0: 0x00000000      0x00000060
0x01d8: 0x00000000      0x0000001c
0x01dc: 0x00000000      0x00000060
0x01e0: 0x00000000      0x00000024
0x01e4: 0x00000000      0x00000014
0x01e8: 0x00000000      0x00000060
0x01ec: 0x00000000      0x0000001c
0x01f0: 0x00000000      0x00000200
0x01f4: 0x00000000      0x0000003f
0x01f8: 0x00000000      0x00000014
0x01fc: 0x00000000      0x00000011
```

Figure 2: result of `rsum.y`

```
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yas copy.y
tk@ubuntu:~/Computer Architecture/project1-handout/sim/misc$ ./yis copy.yo
Stopped in 49 steps at PC = 0x3. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%eax: 0x00000000      0x00000cba
%ecx: 0x00000000      0xffffffff
%edx: 0x00000000      0x00000c00
%esp: 0x00000000      0x000000f4
%ebp: 0x00000000      0x00000100
%esi: 0x00000000      0x00000020
%edi: 0x00000000      0x0000002c

Changes to memory:
0x0020: 0x00000111      0x0000000a
0x0024: 0x00000222      0x000000b0
0x0028: 0x00000333      0x00000c00
0x00e8: 0x00000000      0x00000100
0x00ec: 0x00000000      0x00000049
0x00f0: 0x00000000      0x00000003
0x00f4: 0x00000000      0x00000020
0x00f8: 0x00000000      0x00000014
0x00fc: 0x00000000      0x00000011
```

Figure 3: result of `copy.y`

2.2 Part B

2.2.1 Analysis

stage	iaddl V, rB
fetch:	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_4[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC} + 6$
decode:	$\text{valB} \leftarrow R[\text{rB}]$
execute:	$\text{valE} \leftarrow \text{valC} + \text{valB}$ Set CC
memory:	
write back:	$R[\text{rB}] \leftarrow \text{valE}$
PC update:	$\text{PC} \leftarrow \text{valP}$

iaddl is the operation which add an immediate and a number in register and put result in the register. So we know the instruction is 6 byte because it has immediate. **rA** is 0xfH in instruction code which is trivial. We just consider **rB** which pass to **ALU B** and immediate which pass to **ALU A**. Adding them and do not forget to change the flag condition state, which is **Set CC** in this stage. Write back to **rB** and go to next instruction.

2.2.2 Code

```

1  #code is rewritten by TAKEHIRO MATSUNAGA
2  #Student ID: 518030990028
3  /* $begin seq-all-hcl */
4  #####
5  # HCL Description of Control for Single Cycle Y86 Processor SEQ #
6  # Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010 #
7  #####
8
9  ## Your task is to implement the iaddl instruction
10 ## The file contains a declaration of the icodes
11 ## for iaddl (IADDL) .
12 ## Your job is to add the rest of the logic to make it work
13
14 #####
15 # C Include's. Don't alter these #
16 #####
17
18 quote '#include <stdio.h>'
19 quote '#include "isa.h"'
20 quote '#include "sim.h"'
21 quote 'int sim_main(int argc, char *argv[]);'
22 quote 'int gen_pc(){return 0;}'
23 quote 'int main(int argc, char *argv[])'
```

```

24 | quote ' {plusmode=0;return sim_main(argc,argv);}'
25 |
26 | #####
27 | # Declarations. Do not change/remove/delete any of these #
28 | #####
29 |
30 | ##### Symbolic representation of Y86 Instruction Codes #####
31 | intsig INOP 'INOP'
32 | intsig IHALT 'IHALT'
33 | intsig IRRMOVL 'IRRMOVL'
34 | intsig IIRMOVL 'IIRMOVL'
35 | intsig IRMMOVL 'IRMMOVL'
36 | intsig IMRMOVL 'IMRMOVL'
37 | intsig IOPL 'IOPL'
38 | intsig IJXX 'IJXX'
39 | intsig ICALL 'ICALL'
40 | intsig IRET 'IRET'
41 | intsig IPUSHL 'IPUSHL'
42 | intsig IPOPL 'IPOPL'
43 | # Instruction code for iaddl instruction
44 | intsig IIADDL 'IIADDL'
45 |
46 | ##### Symbolic representations of Y86 function codes #####
47 | intsig FNONE 'FNONE' # Default function code
48 |
49 | ##### Symbolic representation of Y86 Registers referenced explicitly #####
50 | intsig RESP 'REG_ESP' # Stack Pointer
51 | intsig REBP 'REG_EBP' # Frame Pointer
52 | intsig RNONE 'REG_NONE' # Special value indicating "no register"
53 |
54 | ##### ALU Functions referenced explicitly #####
55 | intsig ALUADD 'A_ADD' # ALU should add its arguments
56 |
57 | ##### Possible instruction status values #####
58 | intsig SAOK 'STAT_AOK' # Normal execution
59 | intsig SADR 'STAT_ADR' # Invalid memory address
60 | intsig SINS 'STAT_INS' # Invalid instruction
61 | intsig SHLT 'STAT_HLT' # Halt instruction encountered
62 |
63 | ##### Signals that can be referenced by control logic #####
64 |
65 | ##### Fetch stage inputs #####
66 | intsig pc 'pc' # Program counter
67 | ##### Fetch stage computations #####
68 | intsig imem_icode 'imem_icode' # icode field from instruction memory
69 | intsig imem_ifun 'imem_ifun' # ifun field from instruction memory
70 | intsig icode 'icode' # Instruction control code
71 | intsig ifun 'ifun' # Instruction function
72 | intsig rA 'ra' # rA field from instruction
73 | intsig rB 'rb' # rB field from instruction
74 | intsig valC 'valc' # Constant from instruction
75 | intsig valP 'valp' # Address of following instruction
76 | boolsig imem_error 'imem_error' # Error signal from instruction memory
77 | boolsig instr_valid 'instr_valid' # Is fetched instruction valid?
78 |
79 | ##### Decode stage computations #####
80 | intsig valA 'vala' # Value from register A port
81 | intsig valB 'valb' # Value from register B port
82 |
83 | ##### Execute stage computations #####
84 | intsig valE 'vale' # Value computed by ALU
85 | boolsig Cnd 'cond' # Branch test
86 |
87 | ##### Memory stage computations #####
88 | intsig valM 'valm' # Value read from memory
89 | boolsig dmem_error 'dmem_error' # Error signal from data memory
90 |
91 | #####

```

```

92 | # Control Signal Definitions. #
93 | #####
94 |
95 | ##### Fetch Stage #####
96 |
97 | # Determine instruction code
98 | int icode = [
99 | imem_error: INOP;
100 | 1: imem_icode; # Default: get from instruction memory
101 | ];
102 |
103 | # Determine instruction function
104 | int ifun = [
105 | imem_error: FNONE;
106 | 1: imem_ifun; # Default: get from instruction memory
107 | ];
108 |
109 | bool instr_valid = icode in
110 | { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
111 | IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL, IIADDL };
112 |
113 | # Does fetched instruction require a regid byte?
114 | bool need_regids =
115 | icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
116 | IIRMOVL, IRMMOVL, IMRMOVL, IIADDL };
117 |
118 | # Does fetched instruction require a constant word?
119 | bool need_valC =
120 | icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL };
121 |
122 | ##### Decode Stage #####
123 |
124 | ## What register should be used as the A source?
125 | int srcA = [
126 | icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
127 | icode in { IPOPL, IRET } : RESP;
128 | 1 : RNONE; # Don't need register
129 | ];
130 |
131 | ## What register should be used as the B source?
132 | int srcB = [
133 | icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : rB;
134 | icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
135 | 1 : RNONE; # Don't need register
136 | ];
137 |
138 | ## What register should be used as the E destination?
139 | int dstE = [
140 | icode in { IRRMOVL } && Cnd : rB;
141 | icode in { IIRMOVL, IOPL, IIADDL } : rB;
142 | icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
143 | 1 : RNONE; # Don't write any register
144 | ];
145 |
146 | ## What register should be used as the M destination?
147 | int dstM = [
148 | icode in { IMRMOVL, IPOPL } : rA;
149 | 1 : RNONE; # Don't write any register
150 | ];
151 |
152 | ##### Execute Stage #####
153 |
154 | ## Select input A to ALU
155 | int aluA = [
156 | icode in { IRRMOVL, IOPL } : valA;
157 | icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : valC;
158 | icode in { ICALL, IPUSHL } : -4;
159 | icode in { IRET, IPOPL } : 4;

```



```

160 # Other instructions don't need ALU
161 ];
162
163 ## Select input B to ALU
164 int aluB = [
165 icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
166 IPUSHL, IRET, IPOPL, IIADDL } : valB;
167 icode in { IRRMOVL, IIRMOVL } : 0;
168 # Other instructions don't need ALU
169 ];
170
171 ## Set the ALU function
172 int alufun = [
173 icode == IOPL : ifun;
174 1 : ALUADD;
175 ];
176
177 ## Should the condition codes be updated?
178 bool set_cc = icode in { IOPL, IIADDL };
179
180 ##### Memory Stage #####
181
182 ## Set read control signal
183 bool mem_read = icode in { IMRMOVL, IPOPL, IRET };
184
185 ## Set write control signal
186 bool mem_write = icode in { IRMMOVL, IPUSHL, ICALL };
187
188 ## Select memory address
189 int mem_addr = [
190 icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
191 icode in { IPOPL, IRET } : valA;
192 # Other instructions don't need address
193 ];
194
195 ## Select memory input data
196 int mem_data = [
197 # Value from register
198 icode in { IRMMOVL, IPUSHL } : valA;
199 # Return PC
200 icode == ICALL : valP;
201 # Default: Don't write anything
202 ];
203
204 ## Determine instruction status
205 int Stat = [
206 imem_error || dmem_error : SADR;
207 !instr_valid : SINS;
208 icode == IHALT : SHLT;
209 1 : SAOK;
210 ];
211
212 ##### Program Counter Update #####
213
214 ## What address should instruction be fetched at
215
216 int new_pc = [
217 # Call. Use instruction constant
218 icode == ICALL : valC;
219 # Taken branch. Use instruction constant
220 icode == IJXX && Cnd : valC;
221 # Completion of RET instruction. Use value from stack
222 icode == IRET : valM;
223 # Default: Use incremented PC
224 1 : valP;
225 ];
226 /* $end seq-all-hcl */

```

2.2.3 Evaluation

```
tk@ubuntu:~/Computer Architecture/project1-handout/sim/seq$ cd ../y86-code; make
testssim
../seq/ssim -t asum.yo > asum.seq
../seq/ssim -t asumr.yo > asumr.seq
../seq/ssim -t cjr.yo > cjr.seq
../seq/ssim -t j-cc.yo > j-cc.seq
../seq/ssim -t poptest.yo > poptest.seq
../seq/ssim -t pushquestion.yo > pushquestion.seq
../seq/ssim -t pushtest.yo > pushtest.seq
../seq/ssim -t prog1.yo > prog1.seq
../seq/ssim -t prog2.yo > prog2.seq
../seq/ssim -t prog3.yo > prog3.seq
../seq/ssim -t prog4.yo > prog4.seq
../seq/ssim -t prog5.yo > prog5.seq
../seq/ssim -t prog6.yo > prog6.seq
../seq/ssim -t prog7.yo > prog7.seq
../seq/ssim -t prog8.yo > prog8.seq
../seq/ssim -t ret-hazard.yo > ret-hazard.seq
grep "ISA Check" *.seq
asum.seq:ISA Check Succeeds
asumr.seq:ISA Check Succeeds
cjr.seq:ISA Check Succeeds
j-cc.seq:ISA Check Succeeds
poptest.seq:ISA Check Succeeds
prog1.seq:ISA Check Succeeds
prog2.seq:ISA Check Succeeds
prog3.seq:ISA Check Succeeds
prog4.seq:ISA Check Succeeds
prog5.seq:ISA Check Succeeds
prog6.seq:ISA Check Succeeds
prog7.seq:ISA Check Succeeds
prog8.seq:ISA Check Succeeds
pushquestion.seq:ISA Check Succeeds
pushtest.seq:ISA Check Succeeds
ret-hazard.seq:ISA Check Succeeds
rm asum.seq asumr.seq cjr.seq j-cc.seq poptest.seq pushquestion.seq pushtest.seq
prog1.seq prog2.seq prog3.seq prog4.seq prog5.seq prog6.seq prog7.seq prog8.seq
ret-hazard.seq
```

Figure 4: correctness test of `seq-full.hcl`

```
tk@ubuntu:~/Computer Architecture/project1-handout/sim/y86-code$ cd ../ptest; mak
e SIM=../seq/ssim TFLAGS=-i
./optest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
All 58 ISA Checks Succeed
./jtest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
All 96 ISA Checks Succeed
./ctest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
All 22 ISA Checks Succeed
./htest.pl -s ../seq/ssim -i
Simulating with ../seq/ssim
All 756 ISA Checks Succeed
```

Figure 5: `iaddl` test of `seq-full.hcl`

2.3 Part C

2.3.1 Analysis

The task is consist of two parts: modify **pipe-full.hcl** to add new instruction., modify **ncopy.py** to make it run faster. The first part is almost the same to modify the file **seq-full.hcl**, which is relevantly easy. So the key part is to modify **ncopy.py**. After discussion, we mainly find two Optimization points:

1. Add the **iaddl** instruction, which is already done by modifying **pipe-full.hcl**. After that, we can replace the arithmetic operation with **iaddl**. At the same time, because **iaddl** has the step of **set CC**, the corresponding **andl** instruction is unnecessary.
2. Loop unrolling. Unroll by a factor of 4, we can Eliminate unnecessary instructions. However, to handle the case that the number of elements is not divisible by 4, we need an extra loop(Loop2) that simply copy src to dst one by one and check if the element we have moved is valid in each test (test 1 5). If the element is valid, we increment the count(**%eax**).

2.3.2 Code

pipe-full.hcl

```
1 # Name: Eduardo Wang Zheng
2 # Student ID: 518030990025
3 #iaddl:
4 #   fetch:      f_icode:f_ifun <-- M1[PC]
5 #               D_rA:D_rB <-- M1[PC + 1]
6 #               E_valC <-- M4[PC + 2]
7 #               D_valP <-- PC + 6
8 #   decode:     E_valB <-- R[rB]
9 #   execute:    e_valE <-- E_valC + E_valB
10 #               Set CC
11 #   memory:
12 #   write back: R[rB] <- e_valE
13 #   PC update:  PC <-- D_valP
14
15
16
17
18 /* $begin pipe-all-hcl */
19 #####
20 #   HCL Description of Control for Pipelined Y86 Processor      #
21 #   Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010  #
22 #####
23
24 ## Your task is to implement the iaddl and leave instructions
25 ## The file contains a declaration of the icodes
26 ## for iaddl (IADDL) and leave (ILEAVE).
27 ## Your job is to add the rest of the logic to make it work
28
29 #####
30 #   C Include's. Don't alter these                             #
31 #####
32
33 quote '#include <stdio.h>'
34 quote '#include "isa.h"'
35 quote '#include "pipeline.h"'
36 quote '#include "stages.h"'
37 quote '#include "sim.h"'
38 quote 'int sim_main(int argc, char *argv[]);'
```

```

39 | quote 'int main(int argc, char *argv[]){ return sim_main(argc,argv);}'
40 |
41 | #####
42 | # Declarations. Do not change/remove/delete any of these #
43 | #####
44 |
45 | ##### Symbolic representation of Y86 Instruction Codes #####
46 | intsig INOP 'INOP'
47 | intsig IHALT 'IHALT'
48 | intsig IRRMOVL 'IRRMOVL'
49 | intsig IIRMOVL 'IIRMOVL'
50 | intsig IRMMOVL 'IRMMOVL'
51 | intsig IMRMOVL 'IMRMOVL'
52 | intsig IOPL 'IOPL'
53 | intsig IJXX 'IJXX'
54 | intsig ICALL 'ICALL'
55 | intsig IRET 'IRET'
56 | intsig IPUSHL 'IPUSHL'
57 | intsig IPOPL 'IPOPL'
58 | # Instruction code for iaddl instruction
59 | intsig IIADDL 'IIADDL'
60 | # Instruction code for leave instruction
61 | intsig ILEAVE 'ILEAVE'
62 |
63 | ##### Symbolic representations of Y86 function codes #####
64 | intsig FNONE 'FNONE' # Default function code
65 |
66 | ##### Symbolic representation of Y86 Registers referenced #####
67 | intsig RESP 'REG.ESP' # Stack Pointer
68 | intsig REBP 'REG.EBP' # Frame Pointer
69 | intsig RNONE 'REG.NONE' # Special value indicating "no register"
70 |
71 | ##### ALU Functions referenced explicitly #####
72 | intsig ALUADD 'A.ADD' # ALU should add its arguments
73 |
74 | ##### Possible instruction status values #####
75 | intsig SBUB 'STAT.BUB' # Bubble in stage
76 | intsig SAOK 'STAT.AOK' # Normal execution
77 | intsig SADR 'STAT.ADR' # Invalid memory address
78 | intsig SINS 'STAT.INS' # Invalid instruction
79 | intsig SHLT 'STAT.HLT' # Halt instruction encountered
80 |
81 | ##### Signals that can be referenced by control logic #####
82 |
83 | ##### Pipeline Register F #####
84 |
85 | intsig F_predPC 'pc_curr->pc' # Predicted value of PC
86 |
87 | ##### Intermediate Values in Fetch Stage #####
88 |
89 | intsig imem_icode 'imem.icode' # icode field from instruction memory
90 | intsig imem_ifun 'imem.ifun' # ifun field from instruction memory
91 | intsig f_icode 'if_id_next->icode' # (Possibly modified) instruction code
92 | intsig f_ifun 'if_id_next->ifun' # Fetched instruction function
93 | intsig f_valC 'if_id_next->valc' # Constant data of fetched instruction
94 | intsig f_valP 'if_id_next->valp' # Address of following instruction
95 | boolsig imem_error 'imem.error' # Error signal from instruction memory
96 | boolsig instr_valid 'instr.valid' # Is fetched instruction valid?
97 |
98 | ##### Pipeline Register D #####
99 | intsig D_icode 'if_id_curr->icode' # Instruction code
100 | intsig D_rA 'if_id_curr->ra' # rA field from instruction
101 | intsig D_rB 'if_id_curr->rb' # rB field from instruction
102 | intsig D_valP 'if_id_curr->valp' # Incremented PC
103 |
104 | ##### Intermediate Values in Decode Stage #####
105 |
106 | intsig d_srcA 'id_ex_next->srca' # srcA from decoded instruction

```

```

107 intsig d_srcB      'id_ex_next->srcb'  # srcB from decoded instruction
108 intsig d_rvalA    'd_regvala'        # valA read from register file
109 intsig d_rvalB    'd_regvalb'        # valB read from register file
110
111 ##### Pipeline Register E #####
112 intsig E_icode    'id_ex_curr->icode'  # Instruction code
113 intsig E_ifun     'id_ex_curr->ifun'   # Instruction function
114 intsig E_valC     'id_ex_curr->valc'   # Constant data
115 intsig E_srcA     'id_ex_curr->srca'   # Source A register ID
116 intsig E_valA     'id_ex_curr->vala'   # Source A value
117 intsig E_srcB     'id_ex_curr->srcb'   # Source B register ID
118 intsig E_valB     'id_ex_curr->valb'   # Source B value
119 intsig E_dstE     'id_ex_curr->deste'  # Destination E register ID
120 intsig E_dstM     'id_ex_curr->destm'  # Destination M register ID
121
122 ##### Intermediate Values in Execute Stage #####
123 intsig e_valE     'ex_mem_next->vale'  # valE generated by ALU
124 boolsig e_Cnd     'ex_mem_next->takebranch' # Does condition hold?
125 intsig e_dstE     'ex_mem_next->deste'  # dstE (possibly modified to be RNONE)
126
127 ##### Pipeline Register M #####
128 intsig M_stat     'ex_mem_curr->status' # Instruction status
129 intsig M_icode    'ex_mem_curr->icode'  # Instruction code
130 intsig M_ifun     'ex_mem_curr->ifun'   # Instruction function
131 intsig M_valA     'ex_mem_curr->vala'   # Source A value
132 intsig M_dstE     'ex_mem_curr->deste'  # Destination E register ID
133 intsig M_valE     'ex_mem_curr->vale'   # ALU E value
134 intsig M_dstM     'ex_mem_curr->destm'  # Destination M register ID
135 boolsig M_Cnd     'ex_mem_curr->takebranch' # Condition flag
136 boolsig dmem_error 'dmem_error'        # Error signal from instruction memory
137
138 ##### Intermediate Values in Memory Stage #####
139 intsig m_valM     'mem_wb_next->valm'  # valM generated by memory
140 intsig m_stat     'mem_wb_next->status' # stat (possibly modified to be SADR)
141
142 ##### Pipeline Register W #####
143 intsig W_stat     'mem_wb_curr->status' # Instruction status
144 intsig W_icode    'mem_wb_curr->icode'  # Instruction code
145 intsig W_dstE     'mem_wb_curr->deste'  # Destination E register ID
146 intsig W_valE     'mem_wb_curr->vale'   # ALU E value
147 intsig W_dstM     'mem_wb_curr->destm'  # Destination M register ID
148 intsig W_valM     'mem_wb_curr->valm'   # Memory M value
149
150 #####
151 # Control Signal Definitions. #
152 #####
153
154 ##### Fetch Stage #####
155
156 ## What address should instruction be fetched at
157 int f_pc = [
158 # Mispredicted branch. Fetch at incremented PC
159 M_icode == IJXX && !M_Cnd : M_valA;
160 # Completion of RET instruction.
161 W_icode == IRET : W_valM;
162 # Default: Use predicted value of PC
163 1 : F_predPC;
164 ];
165
166 ## Determine icode of fetched instruction
167 int f_icode = [
168 imem_error : INOP;
169 1: imem_icode;
170 ];
171
172 # Determine ifun
173 int f_ifun = [
174 imem_error : FNONE;

```

```

175 | 1: imem_ifun;
176 | ];
177 |
178 | # Is instruction valid?
179 | bool instr_valid = f_icode in
180 | { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
181 | IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL, IIADDL }; #make IADDL valid
182 |
183 |
184 |
185 | # Determine status code for fetched instruction
186 | int f_stat = [
187 | imem_error: SADR;
188 | !instr_valid : SINS;
189 | f_icode == IHALT : SHLT;
190 | 1 : SAOK;
191 | ];
192 |
193 | # Does fetched instruction require a regid byte?
194 | bool need_regids =
195 | f_icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
196 | IIRMOVL, IRMMOVL, IMRMOVL, IIADDL }; # IADDL requires a regid byte
197 |
198 | # Does fetched instruction require a constant word?
199 | bool need_valC =
200 | f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL }; # IADDL requires a constant word
201 |
202 |
203 | # Predict next value of PC
204 | int f_predPC = [
205 | f_icode in { IJXX, ICALL } : f_valC;
206 | 1 : f_valP;
207 | ];
208 |
209 | ##### Decode Stage #####
210 |
211 |
212 | ## What register should be used as the A source?
213 | int d_srcA = [
214 | D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D_rA;
215 | D_icode in { IPOPL, IRET } : RESP;
216 | 1 : RNONE; # Don't need register
217 | ];
218 |
219 | ## What register should be used as the B source?
220 | int d_srcB = [
221 | D_icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D_rB; #IADDL register should be used as the B source
222 | D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
223 | 1 : RNONE; # Don't need register
224 | ];
225 |
226 | ## What register should be used as the E destination?
227 | int d_dstE = [
228 |
229 | D_icode in { IRRMOVL }&&e_Cnd : D_rB; #condition changes
230 | D_icode in { IIRMOVL, IOPL, IIADDL } : D_rB; #IADDL register should be used as the E destination
231 | D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
232 | 1 : RNONE; # Don't write any register
233 | ];
234 |
235 | ## What register should be used as the M destination?
236 | int d_dstM = [
237 | D_icode in { IMRMOVL, IPOPL } : D_rA;
238 | 1 : RNONE; # Don't write any register
239 | ];
240 |
241 | ## What should be the A value?
242 | ## Forward into decode stage for valA

```

```

243 int d_valA = [
244   D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
245   d_srcA == e_dstE : e_valE;      # Forward valE from execute
246   d_srcA == M_dstM : m_valM;      # Forward valM from memory
247   d_srcA == M_dstE : M_valE;      # Forward valE from memory
248   d_srcA == W_dstM : W_valM;      # Forward valM from write back
249   d_srcA == W_dstE : W_valE;      # Forward valE from write back
250   1 : d_rvalA; # Use value read from register file
251 ];
252
253 int d_valB = [
254   d_srcB == e_dstE : e_valE;      # Forward valE from execute
255   d_srcB == M_dstM : m_valM;      # Forward valM from memory
256   d_srcB == M_dstE : M_valE;      # Forward valE from memory
257   d_srcB == W_dstM : W_valM;      # Forward valM from write back
258   d_srcB == W_dstE : W_valE;      # Forward valE from write back
259   1 : d_rvalB; # Use value read from register file
260 ];
261
262 ##### Execute Stage #####
263
264 ## Select input A to ALU
265 int aluA = [
266   E_icode in { IRRMOVL, IOPL } : E_valA;
267   E_icode in { IRMMOVL, IRMMOVL, IMRMOVL, IIADDL } : E_valC; #IADDL register uses input A to ALU
268   E_icode in { ICALL, IPUSHL } : -4;
269   E_icode in { IRET, IPOPL } : 4;
270   # Other instructions don't need ALU
271
272
273   # Other instructions don't need ALU
274 ];
275
276 ## Select input B to ALU
277 int aluB = [
278   E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
279   IPUSHL, IRET, IPOPL, IIADDL } : E_valB; #IADDL register uses input B to ALU
280   E_icode in { IRRMOVL, IRMMOVL } : 0;
281   # Other instructions don't need ALU
282
283
284 ];
285
286 ## Set the ALU function
287 int alufun = [
288   E_icode == IOPL : E_ifun;
289   1 : ALUADD;
290 ];
291
292 ## Should the condition codes be updated?
293 bool set_cc = E_icode in { IOPL, IIADDL } &&
294 # State changes only during normal operation
295 !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS, SHLT }; #condition changes
296
297 ## Generate valA in execute stage
298 int e_valA = E_valA; # Pass valA through stage
299
300 ## Set dstE to RNONE in event of not-taken conditional move
301 int e_dstE = [
302   E_icode == IRRMOVL && !e_Cnd : RNONE;
303   1 : E_dstE;
304 ];
305
306 ##### Memory Stage #####
307
308 ## Select memory address
309 int mem_addr = [
310   M_icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : M_valE;

```

```

311 M_icode in { IPOPL, IRET } : M_valA;
312 # Other instructions don't need address
313 ];
314
315 ## Set read control signal
316 bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET };
317
318 ## Set write control signal
319 bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
320
321 /* $begin pipe-m_stat-hcl */
322 ## Update the status
323 int m_stat = [
324   dmem_error : SADR;
325   1 : M_stat;
326 ];
327 /* $end pipe-m_stat-hcl */
328
329 ## Set E port register ID
330 int w_dstE = W_dstE;
331
332 ## Set E port value
333 int w_valE = W_valE;
334
335 ## Set M port register ID
336 int w_dstM = W_dstM;
337
338 ## Set M port value
339 int w_valM = W_valM;
340
341 ## Update processor status
342 int Stat = [
343   W_stat == SBUB : SAOK;
344   1 : W_stat;
345 ];
346
347 ##### Pipeline Register Control #####
348
349 # Should I stall or inject a bubble into Pipeline Register F?
350 # At most one of these can be true.
351 bool F_bubble = 0;
352 bool F_stall =
353   # Conditions for a load/use hazard
354   E_icode in { IMRMOVL, IPOPL } &&
355   E_dstM in { d_srcA, d_srcB } ||
356   # Stalling at fetch while ret passes through pipeline
357   IRET in { D_icode, E_icode, M_icode };
358
359 # Should I stall or inject a bubble into Pipeline Register D?
360 # At most one of these can be true.
361 bool D_stall =
362   # Conditions for a load/use hazard
363   E_icode in { IMRMOVL, IPOPL } &&
364   E_dstM in { d_srcA, d_srcB };
365
366 bool D_bubble =
367   # Mispredicted branch
368   (E_icode == IJXX && !e_Cnd) ||
369   # Stalling at fetch while ret passes through pipeline
370   # but not condition for a load/use hazard
371   !(E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }) &&
372   IRET in { D_icode, E_icode, M_icode };
373
374 # Should I stall or inject a bubble into Pipeline Register E?
375 # At most one of these can be true.
376 bool E_stall = 0;
377 bool E_bubble =
378   # Mispredicted branch

```



```

379 | (E_icode == IJXX && !e.Cnd) ||
380 | # Conditions for a load/use hazard
381 | E_icode in { IMRMOVL, IPOPL } &&
382 | E_dstM in { d_srcA, d_srcB };
383 |
384 | # Should I stall or inject a bubble into Pipeline Register M?
385 | # At most one of these can be true.
386 | bool M_stall = 0;
387 | # Start injecting bubbles as soon as exception passes through memory stage
388 | bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in { SADR, SINS, SHLT };
389 |
390 | # Should I stall or inject a bubble into Pipeline Register W?
391 | bool W_stall = W_stat in { SADR, SINS, SHLT };
392 | bool W_bubble = 0;
393 | /* $end pipe-all-hcl */

```

ncopy.js

```

1 | # Name: Eduardo Wang Zheng
2 | # Student ID: 518030990025
3 | /* $begin ncopy-ys */
4 | #####
5 | # ncopy.js - Copy a src block of len ints to dst.
6 | # Return the number of positive ints (>0) contained in src.
7 | #
8 | # Include your name and ID here.
9 | #
10 | # Describe how and why you modified the baseline code.
11 | #
12 | #####
13 | # Do not modify this portion
14 | # Function prologue.
15 | ncopy: pushl %ebp                # Save old frame pointer
16 | rrmovl %esp,%ebp              # Set up new frame pointer
17 | pushl %esi                    # Save callee-save regs
18 | pushl %ebx
19 | pushl %edi
20 | mrmovl 8(%ebp),%ebx           # src
21 | mrmovl 16(%ebp),%edx           # len
22 | mrmovl 12(%ebp),%ecx           # dst
23 |
24 | #####
25 | # You can modify this portion
26 | # Loop header
27 | xorl %eax,%eax                # count = 0;
28 | iaddl $-3,%edx                # len- = 3
29 | jle next-start                # if so, goto Done:
30 |
31 | Loop1:
32 | mrmovl (%ebx), %esi           # read val from src...
33 | mrmovl 4(%ebx), %edi           # read val from src + 1
34 | rmmovl %esi, (%ecx)           # ...and store it to dst
35 | rmmovl %edi, 4(%ecx)           # store it to dst + 1
36 | testl:
37 | andl %esi, %esi               # *src <= 0 ?
38 | jle test2
39 | iaddl $1, %eax                # count++
40 | test2:
41 | andl %edi, %edi               # *(src + 1) <= 0 ?
42 | jle test3
43 | iaddl $1, %eax                # count++
44 | test3:
45 | mrmovl 8(%ebx), %esi           # read val from src + 2
46 | mrmovl 12(%ebx), %edi          # read val from src + 3
47 | rmmovl %esi, 8(%ecx)           # store it to dst + 2
48 | rmmovl %edi, 12(%ecx)          # store it to dst + 3

```

```

49 andl %esi, %esi      # *(src + 2) <= 0?
50 jle test4
51 iaddl $1, %eax       # count++
52 test4:
53 andl %edi, %edi      # *(src + 3) <= 0?
54 jle Npos
55 iaddl $1, %eax       # count++
56 Npos:
57 iaddl $16, %ebx      # src += 4
58 iaddl $16, %ecx      # dst += 4
59 iaddl $-4, %edx      # len -= 4
60 andl %edx, %edx      # len > 0?
61 jg Loop1             # if so, goto Loop:
62 next_start:
63 iaddl $3, %edx       # len += 3
64 jle Done
65 loop2:
66 mrmovl (%ebx), %esi   # read val from src
67 rmmovl %esi, (%ecx)   # store it to dst
68 andl %esi, %esi      # *src <= 0 ?
69 jle test5
70 iaddl $1, %eax       # count++
71 test5:
72 iaddl $4, %ebx       # src += 1
73 iaddl $4, %ecx       # dst += 1
74 iaddl $-1, %edx      # len -= 1
75 jg loop2
76 #####
77 # Do not modify the following section of code
78 # Function epilogue.
79 Done:
80 popl %edi            # Restore callee-save registers
81 popl %ebx
82 popl %esi
83 rrmovl %ebp, %esp
84 popl %ebp
85 ret
86 #####
87 # Keep the following label at the end of your function
88 End:
89 /* $end ncopy-ys */

```

2.3.3 Evaluation

```
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipe$ ./check-len.pl <
ncopy.yo
ncopy length = 236 bytes
```

Figure 6: length check.hcl

```
53 instructions executed
Status = HLT
Condition Codes: Z=1 S=0 O=0
Changed Register State:
%eax: 0x00000000 0x0000abcd
%ecx: 0x00000000 0x00000024
%esp: 0x00000000 0x000000f8
%ebp: 0x00000000 0x00000100
%esi: 0x00000000 0x0000a000
Changed Memory State:
0x00f0: 0x00000000 0x00000100
0x00f4: 0x00000000 0x00000039
0x00f8: 0x00000000 0x00000014
0x00fc: 0x00000000 0x00000004
ISA Check Succeeds
CPI: 49 cycles/38 instructions = 1.29
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipe$
```

Figure 7: Execute `asumi.yo`

```
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/ptest$ make SIM=../pipe/psim
./optest.pl -s ../pipe/psim
Simulating with ../pipe/psim
All 49 ISA Checks Succeed
./jtest.pl -s ../pipe/psim
Simulating with ../pipe/psim
All 64 ISA Checks Succeed
./ctest.pl -s ../pipe/psim
Simulating with ../pipe/psim
All 22 ISA Checks Succeed
./htest.pl -s ../pipe/psim
Simulating with ../pipe/psim
All 600 ISA Checks Succeed
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/ptest$ make SIM=../pipe/psim TFLAGS=-i
./optest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim
All 58 ISA Checks Succeed
./jtest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim
All 96 ISA Checks Succeed
./ctest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim
All 22 ISA Checks Succeed
./htest.pl -s ../pipe/psim -i
Simulating with ../pipe/psim
All 756 ISA Checks Succeed
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/ptest$
```

Figure 8: Performing regression tests.

```

parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipe$ ../misc/yis sdr1
ver.yo
Stopped in 52 steps at PC = 0x29. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%eax: 0x00000000      0x00000002
%ecx: 0x00000000      0x00000144
%esp: 0x00000000      0x0000017c
%ebp: 0x00000000      0x00000188

Changes to memory:
0x0134: 0x00cdefab      0xffffffff
0x0138: 0x00cdefab      0xffffffff
0x013c: 0x00cdefab      0x00000003
0x0140: 0x00cdefab      0x00000004
0x0174: 0x00000000      0x00000188
0x0178: 0x00000000      0x00000029
0x017c: 0x00000000      0x00000118
0x0180: 0x00000000      0x00000134
0x0184: 0x00000000      0x00000004

```

Figure 9: Testing driver files on the ISA simulator

```

46      OK
47      OK
48      OK
49      OK
50      OK
51      OK
52      OK
53      OK
54      OK
55      OK
56      OK
57      OK
58      OK
59      OK
60      OK
61      OK
62      OK
63      OK
64      OK
128     OK
192     OK
256     OK
68/68 pass correctness test
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipe$

```

Figure 10: Testing code on arrange of block lengths with the ISA simulator

```

grep "ISA Check" *.pipe
asum.pipe:ISA Check Succeeds
asumr.pipe:ISA Check Succeeds
cjr.pipe:ISA Check Succeeds
j-cc.pipe:ISA Check Succeeds
poptest.pipe:ISA Check Succeeds
prog1.pipe:ISA Check Succeeds
prog2.pipe:ISA Check Succeeds
prog3.pipe:ISA Check Succeeds
prog4.pipe:ISA Check Succeeds
prog5.pipe:ISA Check Succeeds
prog6.pipe:ISA Check Succeeds
prog7.pipe:ISA Check Succeeds
prog8.pipe:ISA Check Succeeds
pushquestion.pipe:ISA Check Succeeds
pushtest.pipe:ISA Check Succeeds
ret-hazard.pipe:ISA Check Succeeds
rm asum.pipe asumr.pipe cjr.pipe j-cc.pipe poptest.pipe pushquestion.pipe pushte
st.pipe prog1.pipe prog2.pipe prog3.pipe prog4.pipe prog5.pipe prog6.pipe prog7.
pipe prog8.pipe ret-hazard.pipe
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/y86-code$

```

Figure 11: Testing pipeline simulator on the benchmark programs

```

46      OK
47      OK
48      OK
49      OK
50      OK
51      OK
52      OK
53      OK
54      OK
55      OK
56      OK
57      OK
58      OK
59      OK
60      OK
61      OK
62      OK
63      OK
64      OK
128     OK
192     OK
256     OK
68/68 pass correctness test
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipe$

```

Figure 12: Testing code on a range of block lengths with the pipeline simulator

```

parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipe
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipe$ ./benchmark.pl
ncopy
0      32      45.00
1      45      28.50
2      57      22.00
3      66      15.75
4      76      15.20
5      88      14.67
6      97      13.86
7      103     11.25
8      115     11.44
9      124     11.50
10     127     9.75
11     130     10.40
12     142     10.14
13     151     10.67
14     164     9.00
15     171     9.24
16     184     9.39
17     196     9.37
18     205     8.55
19     211     8.76
20     219     8.91
21     223     8.25
22     232     8.44
23     238     8.58
24     250     8.59
25     259     8.04
26     265     8.21
27     277     8.33
28     286     8.35
29     292     7.88
30     306     8.03
31     319     8.15
32     331     8.17
33     340     7.75
34     346     7.89
35     358     8.00
36     367     8.03
37     373     7.65
38     385     7.76
39     394     7.88
40     400     7.91
41     412     7.57
42     421     7.69
43     427     7.78
44     439     7.81
45     448     7.50
46     454     7.61
47     466     7.70
48     475     7.73
49     488     7.44
50     500     7.55
51     512     7.63
52     521     7.65
53     539     7.39
54     547     7.49
55     559     7.57
56     568     7.59
57     581     7.35
58     594     7.44
59     606     7.52
60     615     7.54
61     627     7.31
62     640     9.90
Average CPE 9.90
Score 60.0/60.0
parallels@parallels-vm:~/Desktop/project1-handout/sim/sim/pipe$

```

Figure 13: Performance test

3 Conclusion

3.1 Problems

①Installing issue

```
int add = 0;
^
isa.c:202:9: warning: variable 'empty_line' set but not used [-Wunused-l
variable]
    int empty_line = 1;
    ^
gcc -Wall -O2 yts.o isa.o -o yts
gcc -Wall -O2 -c yas.c
gcc -O2 -c yas-grammar.c
gcc -Wall -O2 yas-grammar.o yas.o isa.o -lfl -o yas
/usr/bin/ld: cannot find -lfl
collect2: error: ld returned 1 exit status
Makefile:32: recipe for target 'yas' failed
make[1]: *** [yas] Error 1
make[1]: Leaving directory '/home/parallels/Desktop/project1-handout/sin/si
c'
Makefile:26: recipe for target 'all' failed
make: *** [all] Error 2
parallels@parallels-vm:~/Desktop/project1-handout/sin/sin$
```

Figure 14: Installing issue

Solution: Using `sudo apt-get install flex bison` command to install flex and bison.

②Modifying .hcl file

```
int d_dstE = [
    D icode in { IRRMOVL } : D rB;
];

D icode in { IRRMOVL } : D rB;
^
parallels@parallels-vm: ~/Desktop/project1-handout/sin/sin/pipe
parallels@parallels-vm:~/Desktop/project1-handout/sin/sin/pipe$
# Building the pipe-full.hcl version of PIPE
../misc/hcl2c -n pipe-full.hcl < pipe-full.hcl > pipe-full.c
Error, near line 220: Symbol 'Cnd' not found
Error, near line 224: Symbol 'Cnd' not found
Error, near line 224: Invalid variable 'Cnd'
Error, near line 289: Variable 'IOPL' not Boolean
Error, near line 289: Variable 'IIADDL' not Boolean
Too many errors, aborting
Makefile:42: recipe for target 'psin' failed
make: *** [psin] Error 1
parallels@parallels-vm:~/Desktop/project1-handout/sin/sin/pipe$
```


Figure 15: Modifying issue

Solution: The name of the variable is different. `Cnd` is changed to `e_Cnd`. Set `CC` should be modified as `E_icode in { IOPL, IIADDL } && !m_stat`

in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS, SHLT }
 ③matherr when make psim

```
tk@ubuntu:~/Computer Architecture/project1-handout/sim/pipe$ make psim
# Building the pipe-full.hcl version of PIPE
../misc/hcl2c -n pipe-full.hcl < pipe-full.hcl > pipe-full.c
gcc -Wall -O2 -Isystem /usr/include/tcl8.5 -I../misc -DHAS_GUI -o psim psim.c pipe-full.c \
../misc/isa.c -L/usr/lib -ltk8.5 -ltcl8.5 -lm
/tmp/ccP0TJLG.o(.data.rel+0x0): undefined reference to 'matherr'
collect2: error: ld returned 1 exit status
Makefile:42: recipe for target 'psim' failed
make: *** [psim] Error 1
```

Figure 16: matherr issue



```
Open  psim.c  Save
va_end( arg );
}

/* Part 3: This part contains support for the GUI simulator
***** */

#ifdef HAS_GUI

/* Hack for SunOS */
extern int matherr();
int *tclDummyPtr = (int *) matherr;

static char tcl_msg[256];

/* Keep track of the TCL Interpreter */
static Tcl_Interp *sim_interp = NULL;

static mem_t post_load_mem;

/* End Part 3 globals
***** */

/* function declarations
***** */
```

Figure 17: matherr solution

Solution: In `psim.c` remove 2 lines related to `matherr`.

3.2 Achievements

From this project, we mainly learn the following things:

- ①Write and simulate the Y86 programs.
- ②Modify .hcl file, have a shallow understanding of the HCL Description of Control for Single Cycle and Pipelined Y86 Processor.
- ③Have a deeper understanding of loop unrolling and how the performance changes with different unrolling factors.

4 Reference

Computer Systems A Programmers Perspective 2e -Bryant· O'Hallaron
<https://blog.csdn.net/lishichengyan/article/details/79511161>
https://blog.csdn.net/qq_34262582/article/details/105465658