# PSEC4A

Chip Designer and Document Author: Eric Oberla (KICP UChicago)

Email: ejo@uchicago.edu

### Overview

This document provides an overview of the PSEC4A ASIC designed in late 2016 and early 2017 and submitted for fabrication on a MOSIS 0.13  $\mu$ m CMOS MPW in February, 2017. The PSEC4A ASIC is intended for the 'analog down-conversion' of wide-bandwidth ( $\sim$ 2 GHz) analog signals, achieved through fast sampling (1-11 gigasamples-per-second [GSPS]) followed by a relatively slow digitization and readout process ( $\mathcal{O}$ 100 MHz). Thus, PSEC4A requires a trigger signal to capture the signal-of-interest,

either from an external source or generated using the PSEC4A internal discriminators.

The PSEC4A has 8 signal input channels. Each channel has 1056 samples, which are randomly addressable in blocks of 132 samples. The sampling rate is set by an external clock input, which is locked on-chip using a delaylocked loop (DLL). When successfully locked, one input clock period spans the primary sampling array and the sampling rate is equal to 132\*f, where f is the input clock frequency.

#### **Features**

- $\bullet$  'Fast' and 'Slow' DLL modes to allow a wide range of stable sampling rates, from  $\sim 1$  GSPS to 11 GSPS.
- Improved input coupling to extend analog bandwidth
- Simultaneous sampling / digitization / readout functionality to reduce dead-time induced latency
- Multi-buffering via addressable switched-capacitor banks.
- On-chip 10-bit DACs for biases and thresholds
- Each channel with a threshold-level discriminator and trigger output pin
- 11-bit ramp-compare ADC using on-chip 1.5 GHz clock generator
- Can be powered through a single 1.2V supply

# **Absolute Maximum ratings**

spec	max	nominal	comment
Supply Voltage (V <sub>dd</sub> )	1.5 V	1.2 V	may be possible to increase $\mathrm{AV}_{\mathrm{dd}}$ only to increase
			dynamic range
IO voltage	$V_{dd}$	1.2 V	Over/under voltage protection diodes on most
			pins. (Not on signal inputs)
Signal range voltage	$0-AV_{ m dd}$	0.1-1.1 V	about a 1 V usable range




Figure 1: PSEC4A pinout in LQFP128 package

# I/O Descriptions

The PSEC4A pinout, as housed in the LQFP128 package, is shown in Figure 1.

#### **Power**

The PSEC4A has four separate  $+1.2~V~V_{\rm dd}$  rails and two GND returns. These can be tied to a single power supply (+1.2 V, GND), but there may (potentially) be performance benefits when taking care to provide some isolation between these rails.

power rail	ref	comment	
$\overline{\mathrm{DV}_{\mathrm{dd}}}$	DGND	power rail for digital circuitry	
$V_{\rm dd}VCDL$	DGND	power rail for timing generation circuits (VCDL and	
		chip-wide timing drivers)	
$V_{dd}$ ChargePump	DGND	power rail for DLL feedback circuit	
$\overline{\mathrm{AV}_{\mathrm{dd}}}$	AGND	power rail for analog circuits and DACs	

It is likely that using a single PCB GND plane for both DGND and AGND will be satisfactory. For a conservative design, it is suggested that:

- 1)  $\mathrm{AV}_\mathrm{dd}$  be generated by a separate regulator
- 2)  $\rm V_{dd}\rm VCDL$  be isolated from the  $\rm DV_{dd}$  plane using an appropriate ferrite.
- 3)  $V_{\rm dd}{\rm ChargePump}$  be independently generated or further isolated from  $V_{\rm dd}{\rm VCDL}$  using a ferrite.  $V_{\rm dd}{\rm ChargePump}$  should draw no more than a couple mA.

## **Serial Interface**




Figure 2: PSEC4a black-and-white layout capture. The die has 107 pads. The layout has an area of 3800  $\times$  3920  $\mu m^2$ .