

www.vishay.com

Vishay Siliconix

N- and P-Channel 60 V (D-S) MOSFET



PRODUCT SUMMARY						
	N-CHANNEL	P-CHANNEL				
V _{DS} (V)	60	-60				
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 10 \text{ V}$	0.058	0.120				
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 4.5 \text{ V}$	0.072	0.150				
Q _g typ. (nC)	6	8				
I _D (A) ^a	5.3	-3.9				
Configuration	N- and p-pair					


FEATURES


- TrenchFET® power MOSFET
- 100 % R_g and UIS tested
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912



APPLICATIONS

• CCFL Inverter





N-Channel MOSFET

P-Channel MOSFET

ORDERING INFORMATION					
Package	SO-8				
Lead (Pb)-free	Si4559ADY-T1-E3				
Lead (Pb)-free and halogen-free	Si4559ADY-T1-GE3				

ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C, unless otherwise noted)							
PARAMETER	SYMBOL	N-CHANNEL	P-CHANNEL	UNIT			
Drain-source voltage		V _{DS}	60	-60	V		
Gate-source voltage		V_{GS}	± 20	± 20	V		
	T _C = 25 °C		5.3	-3.9			
Continuous dusin surrent /T 150 °C\	T _C = 70 °C	1 ,	4.3	-3.2			
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	4.3 b, c	-3 b, c			
	T _A = 70 °C		3.4 b, c	-2.4 b, c			
Pulsed drain current (10 µs pulse width)	I _{DM}	20	-25	Α			
0 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1:	T _C = 25 °C		2.6	-2.8			
Source drain current diode current	T _A = 25 °C	I _S	1.7 b, c	-1.7 ^{b, c}			
Pulsed source-drain current	I _{SM}	20	-25				
Single pulse avalanche current	I = 0.1 mH		11	15			
Single pulse avalanche energy			6.1	11	mJ		
	T _C = 25 °C		3.1	3.4			
Maximum power dissipation	T _C = 70 °C		2	2.2	W		
	T _A = 25 °C	P_{D}	2 b, c	2 b, c	VV		
	T _A = 70 °C	1	1.3 b, c	1.3 b, c			
Operating junction and storage temperature rar	T _J , T _{stg}	-55 to	+150	°C			

THERMAL RESISTANCE RATINGS								
PARAMETER		SYMBOL	N-CHANNEL		P-CHANNEL		UNIT	
		STWIBOL	TYP.	MAX.	TYP.	MAX.	UNII	
Maximum junction-to-ambient b, d	t ≤ 10 s	R _{thJA}	55	62.5	53	62.5	°C/W	
Maximum junction-to-foot (drain)	Steady state	R_{thJF}	33	40	30	37	C/VV	

Notes

- a. Based on T_C = 25 °C
- b. Surface mounted on 1" x 1" FR4 board
- c. t = 10 s
- d. Maximum under steady state conditions is 110 $^{\circ}\text{C/W}$ for N-channel and P-channel



Vishay Siliconix

PARAMETER	RAMETER SYMBOL TEST CONDITIONS			MIN.	TYP. a	MAX.	UNIT	
Static	<u>'</u>							
Duning and the second s		V _{GS} = 0 V, I _D = 250 μA	N-Ch	60	-	-	.,	
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	P-Ch	-60	-	-	V	
M. January J. January W. January		I _D = 250 μA	N-Ch	-	55	-		
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	I _D = -250 μA	P-Ch	-	-50	-	mV	
V towards we confirm to	N/O /T	I _D = 250 μA	N-Ch	-	-6	-		
V _{GS(th)} temperature coefficient	$\Delta VG_{S(th)}/T_{J}$	I _D = -250 μA	P-Ch	-	4	-		
Cata threehold valtage	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	N-Ch	1	-	3	T .,	
Gate threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = -250 \mu A$	P-Ch	-1	-	-3	V	
Cata hadi laglaga	,	V 0VV	N-Ch	-	-	100	A	
Gate-body leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	P-Ch	-	-	-100	nA	
		V _{DS} = 60 V, V _{GS} = 0 V	N-Ch	-	-	1		
Zara gata valtaga duain avuvant		V _{DS} = -60 V, V _{GS} = 0 V	P-Ch	-	-	-1		
Zero gate voltage drain current	I _{DSS}	V _{DS} = 60 V, V _{GS} = 0 V, T _J = 55 °C	N-Ch	-	-	10	μA	
	$V_{DS} = -60 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} =$		P-Ch	-	-	-10		
On state duals assument h	,	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	N-Ch	20	-	-	_	
On-state drain current ^b	state drain current b $I_{D(on)}$ $V_{DS} \le -5 \text{ V}, V_{GS} = -10 \text{ V}$	P-Ch	-25	-	-	A		
Drain-source on-state resistance ^b		$V_{GS} = 10 \text{ V}, I_D = 4.3 \text{ A}$	N-Ch	-	0.046	0.058	1	
		$V_{GS} = -10 \text{ V}, I_D = -3.1 \text{ A}$	P-Ch	-	0.100	0.120		
	R _{DS(on)}	V _{GS} = 4.5 V, I _D = 3.9 A	N-Ch	-	0.059	0.072	Ω	
		$V_{GS} = -4.5 \text{ V}, I_D = -0.2 \text{ A}$	P-Ch	-	0.126	0.150		
Farmer day and the same of the	_	$V_{DS} = 15 \text{ V}, I_D = 4.3 \text{ A}$	N-Ch	-	15	-		
Forward transconductance b	9fs	V _{DS} = -15 V, I _D = -3.1 A		-	8.5	-	S	
Dynamic ^a								
Innut conscitones	6		N-Ch	-	665	-	- - pF	
Input capacitance	C _{iss}	N-Channel	P-Ch	-	650	-		
Output conscitones	6	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	75	-		
Output capacitance	Coss	P-Channel	P-Ch	-	95	-		
Poverce transfer conscitance	0	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	40	-		
Reverse transfer capacitance	esfer capacitance C _{rss}		P-Ch	-	60	-		
		$V_{DS} = 30 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 4.3 \text{ A}$	N-Ch	-	13	20	nC	
Total gate charge		$V_{DS} = -30 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -3.1 \text{ A}$	P-Ch	-	14.5	22		
	Qg		N-Ch	-	6	9		
		N-Channel	P-Ch	-	8	12		
Gate-source charge		$V_{DS} = 30 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 4.3 \text{ A}$	N-Ch	-	2.3	-		
	Q_{gs}	P-Channel	P-Ch	-	2.2	-		
0.1.1.1		$V_{DS} = -30 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -3.1 \text{ A}$	N-Ch	-	2.6	-		
Gate-drain charge	Q_{gd}		P-Ch	-	3.7	-	1	
0.1	1 _		N-Ch	-	2	3	_	
Gate resistance	R_g	f = 1 MHz	P-Ch	_	14	20	Ω	




PARAMETER	SYMBOL	OL TEST CONDITIONS			TYP. a	MAX.	UNIT
Dynamic ^a				l			
Turn-on delay time	t _{d(on)}		N-Ch	-	15	25	
	-u(on)	N-Channel	P-Ch	-	30	45	
Rise time	t _r	$V_{DD} = 30 \text{ V}, R_L = 8.8 \Omega$	N-Ch	-	65	100	
	'	$I_D \cong 3.4 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	P-Ch	-	70	105	_
Turn-off delay time	t _{d(off)}	P-Channel	N-Ch	-	15	25	
		V_{DD} = -30 V, R_L = 12.5 Ω $I_D \cong$ -2.4 A, V_{GEN} = -4.5 V, R_α = 1 Ω	P-Ch	-	40	60	
Fall time	t _f	.b = =:::, : GLN :, : · · · · · · · · · · · · · · · · ·	N-Ch	-	10	15	
			P-Ch N-Ch	-	30	45 15	ns
Turn-on delay time	t _{d(on)}		P-Ch	-	10	15	
		N-Channel $V_{DD} = 30 \text{ V}, R_{I} = 8.8 \Omega$	N-Ch	-	15	25	-
Rise time	t _r	$V_{DD} = 30 \text{ V}, \text{ R}_{L} = 6.8 \Omega$ $I_{D} \cong 3.4 \text{ A}, V_{GEN} = 10 \text{ V}, \text{ R}_{q} = 1 \Omega$	P-Ch	_	13	20	
		P-Channel	N-Ch	_	20	30	
Turn-off delay time	t _{d(off)}	V_{DD} = -30 V, R_{L} = 12.5 Ω	P-Ch	-	35	55	
		$I_D \cong -2.4 \text{ A}, V_{GEN} = -10 \text{ V}, R_g = 1 \Omega$	N-Ch	-	10	15	
Fall time	t _f		P-Ch	-	30	45	
Drain-Source Body Diode Characteristi	cs			<u>I</u>			
Continuous source-drain diode current	Is	T _C = 25 °C	N-Ch	-	-	2.6	
Continuous source drain diode current	18	16 - 23 0	P-Ch	-	-	-2.8	Α
Pulse diode forward current ^a	I _{SM}		N-Ch	-	-	20	
	·SIVI		P-Ch	-	-	-25	
Body diode voltage	V_{SD}	I _S = 1.7 A	N-Ch	-	0.8	1.2	V
, ,	0.5	I _S = -2 A	P-Ch	-	-0.8	-1.2	
Body diode reverse recovery time	t _{rr}		N-Ch P-Ch	-	30	60	ns
		N-Channel		-	30	50	
		$I_F = 1.7 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$ $T_J = 25 ^{\circ}\text{C}$			32	50	nC
			N-Ch	-	35 25	60	
Reverse recovery fall time	ta	P-Channel I _F = -2 A, di/dt = -100 A/µs,	P-Ch	-	16	-	
	t _b	$T_{J} = 25 \text{ °C}$	N-Ch	_	5		ns
Reverse recovery rise time			P-Ch	_	14		

Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




Threshold Voltage




On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient










Current Derating a

Power Derating




Single Pulse Avalanche Capability


Note

a. The power dissipation P_D is based on T_J max = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power





Safe Operating Area, Junction-to-Case





Current Derating a






Power Derating, Junction-to-Foot

Single Pulse Avalanche Capability


Note

a. The power dissipation P_D is based on T_J max = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?73624.



SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012







	MILLIM	IETERS	INCHES				
DIM	Min	Max	Min	Max			
Α	1.35	1.75	0.053	0.069			
A ₁	0.10	0.20	0.004	0.008			
В	0.35	0.51	0.014	0.020			
С	0.19	0.25	0.0075	0.010			
D	4.80	5.00	0.189	0.196			
Е	3.80	4.00	0.150	0.157			
е	1.27	BSC	0.050 BSC				
Н	5.80	6.20	0.228	0.244			
h	0.25	0.50	0.010	0.020			
L	0.50	0.93	0.020	0.037			
q	0°	8°	0°	8°			
S	0.44	0.64	0.018	0.026			
ECN: C-06527-Rev. I. 11-Sep-06							

DWG: 5498

Document Number: 71192 www.vishay.com 11-Sep-06



RECOMMENDED MINIMUM PADS FOR SO-8



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

Ш



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.