

# MCP2515

# **MCP2515 Silicon Errata**

The functionality of the MCP2515 device is described in the Device Data Sheet (DS20001801**H**), except for the anomalies described below.

#### 1. Module: CAN Module

Under one specific condition, a transmit buffer can become corrupted.

- A lower priority buffer (as configured via TXBnCTRL.TXP<1:0>) is "pending" transmission (not actually transmitting).
- A higher priority buffer becomes "pending" during the trigger pulse (1t<sub>OSC</sub> wide), which starts the transmission of the lower priority buffer.
- 3. The buffers attempt to reprioritize because the message has not actually started transmission. There is a small window (1t<sub>OSC</sub> wide) where the buffer has been committed to transmit, but is still viewed as "pending" by the logic. If the higher priority buffer becomes "pending" during this window, the buffers will not reprioritize successfully and corruption will occur.

## Work around

There are a few possible work arounds:

 Request-To-Send (RTS) the higher-priority buffer first to avoid the possibility of reprioritization errors.

This could be implemented as follows: Configure Transmit Buffer 2 (TXB2), TXB1, and TXB0 with the same priority. Since all buffers are configured with the same priority, TXB2 will be transmitted first, followed by TXB1 and TXB0.

Now follow the sequence:

- 1) Load the first message to transmit in TXB2 and RTS TXB2.
- 2) Load the second message to transmit in TXB1 and RTS TXB1.
- 3) Load the third message to transmit in TXB0 and RTS TXB0.
- 4) Now wait until TXB0 has transmitted its message, before reloading TXB2. This ensures that all three messages are transmitted in the correct order and the highest priority buffer is always requested first.

Afterwards, restart the sequence from Step 1.

- RTS of all full buffers at the same time. The internal buffer priority will determine the transmission sequence.
- Send messages one at a time (i.e., check TXnIF before sending the next message).

#### 2. Module: SPI Module

Holding  $\overline{\text{CS}}$  low for a long time after an SPI command, which initiates a CAN message, may keep the CAN transmit request "pending", causing the CAN message to be repeated.

Two scenarios:

- Generating an "SPI RTS" command while in SPI Mode 11 (Mode 00 is not affected): If an "SPI RTS" command is generated and CS is held low for longer than it takes for the CAN message to transmit, the message will be transmitted again. This occurs because the SPI module will keep the message "pending" either until it detects a final rising edge on SCK (Mode 11 does not provide this edge) or until CS goes high.
- Generating an "SPI Byte Write" to set the transmit request (TXREQ) bit directly while in either SPI mode: This scenario is the same as the previous, except that the condition will occur in either mode (Mode 00 or Mode 11). This occurs because, for byte writes, the SPI module will release the pending status to the CAN module when CS is high.

## Work around

There are a few possible solutions:

- Raise CS before the CAN message has "completed" transmission, which is an absolute minimum of 47 µs.
- If CS cannot be raised in a timely manner (rare), Use the "SPI RTS" command on Mode 00.
- Use hardware pins (TXnRTS) to request transmission.

#### 3. Module: Oscillator Module

In silicon revisions prior to revision B2: The oscillator module may continue to operate when the device is placed in Sleep mode if the DC voltage on the OSC1 pin is too low. The rest of the device enters Sleep mode normally. This scenario results in higher-than-specified standby current (IDDS).

### Work around

This issue was addressed and no longer occurs in silicon revision B2. See **Appendix B: "Silicon Revision History"** to determine how to identify silicon revision(s) prior to revision B2.

Revision B0 and earlier: Configure the crystal circuit such that the maximum input signal is achieved on the OSC1 pin without overdriving the crystal. This can be accomplished by using crystals that require minimal or no series resistance (Rs), as shown in the crystal circuit diagram of the Device Data Sheet. In addition, matching the capacitors (C1 and C2) may help.

#### 4. Module: RAM Module

In silicon revisions prior to revision B2: Transmit buffer 1 and/or 2 could become corrupted if, while receiving a CAN message, an RTS occurs during the first oscillator cycle of TQ0 of selected bits in the CAN message. This corresponds to the MCP2515's internal CAN clock high time, which is 1 TOSC wide.

#### **Work around**

This issue was addressed and no longer occurs in silicon revision B2. See **Appendix B: "Silicon Revision History"** to determine how to identify silicon revision(s) prior to revision B2.

Revision B0 and earlier: If using only one transmit buffer, use buffer 0. Otherwise, to ensure the correct message is transmitted 100% of the time, read the transmit buffer after the successful transmission to verify the contents.

#### 5. Module: CAN Module

<u>In silicon revisions prior to revision B4:</u> Under one condition, the device will make the first five identifier bits all dominant (logic 0) regardless of the value in the transmit buffer ID register.

If the MCP2515 detects a Start-of-Frame (SOF) in the third bit of interframe space <u>and</u> if the MCP2515 is pending transmission of a message, the first five bits of the identifier will become dominant.

#### Work around

Revision B4 and later: This issue was addressed and no longer occurs in silicon revisions B4 and later. See Appendix B to determine how to identify silicon revisions prior to revision B4.

Revision B2 and earlier: If possible, have the other nodes in the system filter out messages where the first five bits are dominant

# Clarifications/Corrections to the Data Sheet:

In the MCP2515 Data Sheet (DS20001801**H**), the following clarifications and corrections should be noted:

None.

## APPENDIX A: REVISION HISTORY

# **Revision H (January 2018)**

 Updated work around for transmit buffer reprioritization in CAN Module

# Revision G (March 2007)

Added SPI Module

# Revision F (July 2006)

• Added CAN Module

# **Revision E (October 2005)**

Updated CAN Module information in this document

# **Revision D (February 2005)**

· Added CAN Module to this document

# **Revision C (September 2004)**

- · Added additional information to RAM Module
- Added Oscillator Module to this document

# Revision B (May 2004)

• Added RAM Module to this document

# **Revision A (January 2004)**

• Initial release of this document, silicon issue (Oscillator Module)

# APPENDIX B: SILICON REVISION HISTORY

The following table and package marking information indicates how to determine the revision of the MCP2515 device. The revision information can be determined by the Year and Week Code of the manufacturer printed on the device.


TABLE B-1: SILICON REVISION/DEVICE MARKING

Silicon Revision	YYWWNNN		Comments
	Start Date	End Date	Comments
Rev B4	0538NNN	_	In Production
Rev B2	0450NNN	0537NNN	
Rev B0	_	0449NNN	


Legend: "N" is any alphanumeric character.

# **Package Marking Information**


18-Lead PDIP







20-Lead TSSOP



Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
By-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (a)
can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949 ==

#### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-2547-2



# Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/support

Web Address: www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

**China - Chengdu** Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

**China - Xiamen** Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

**Korea - Daegu** Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828

Fax: 45-4485-2829 Finland - Espoo

Tel: 358-9-4520-820 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-67-3636

**Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Germany - Rosenheim** Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820