UNIVERSIDADE FEDERAL DO RECÔNCAVO DA BAHIA

CENTRO DE CIÊNCIAS EXATAS E TECNOLÓGICAS

GCET231 CIRCUITOS DIGITAIS II


PROJETO FINAL PARTE 1: CONSTRUÇÃO DE UNIDADE DE CONTROLE PARA O PROCESSADOR MIPS231

Ejziel Sampaio Santos, Fabrício Velôso de Jesus, Mateus Rocha Velame, Rodrigo Bastos Suzart

Professor: João Carlos Nunes Bittencourt

1 WAVEFORM DA SIMULAÇÃO

Figura 1 – Waveform da Simulação



Fonte: Autoria Própria

2 TABELA DE DECODIFICAÇÃO DE INSTRUÇÕES

| Type | Instr | werf | wdsel | wasel | asel | bsel | sext | wr | alufn | pcsel | | |
|--------|-------|------|-------|-------|------|------|------|----|-------|-------|-----|-----|
| I-TYPE | LW | 1 | 10 | 01 | 00 | 1 | 1 | 0 | 0000 | 00 | | |
| | SW | 0 | XX | 01 | 00 | 1 | 1 | 1 | 0000 | 00 | | |
| | ADDI | 1 | 01 | 01 | 00 | 1 | 1 | 0 | 0000 | 00 | | |
| | ADDIU | 1 | 01 | 01 | 00 | 1 | 1 | 0 | 0000 | 00 | | |
| | SLTI | 1 | 01 | 01 | 00 | 1 | 1 | 0 | 0010 | 00 | | |
| | SLTIU | 1 | 01 | 01 | 00 | 1 | 1 | 0 | 0011 | 00 | | |
| | ORI | 1 | 01 | 01 | 00 | 1 | 0 | 0 | 0101 | 00 | | |
| | LUI | 1 | 01 | 01 | 10 | 1 | X | 0 | 0111 | 00 | | |
| | ANDI | 1 | 01 | 01 | 00 | 1 | 0 | 0 | 0100 | 00 | | |
| | XORI | 1 | 01 | 01 | 00 | 1 | 0 | 0 | 0110 | 00 | | |
| | BEQ | 0 | XX | XX | 00 | 0 | 1 | 0 | 0001 | 01 | Z=1 | Z=0 |
| | BNE | 0 | XX | XX | 00 | 0 | 1 | 0 | 0001 | 01 | Z=1 | Z=0 |
| J-TYPE | J | 0 | XX | XX | XX | X | X | 0 | 1111 | 10 | | |
| | JAL | 1 | 00 | 10 | XX | X | X | 0 | 1111 | 10 | | |
| R-TYPE | ADD | 1 | 01 | 00 | 00 | 0 | X | 0 | 0000 | 00 | | |
| | ADDU | 1 | 01 | 00 | 00 | 0 | X | 0 | 0000 | 00 | | |
| | SUB | 1 | 01 | 00 | 00 | 0 | X | 0 | 0001 | 00 | | |
| | AND | 1 | 01 | 00 | 00 | 0 | X | 0 | 0100 | 00 | | |
| | OR | 1 | 01 | 00 | 00 | 0 | X | 0 | 0101 | 00 | | |
| | XOR | 1 | 01 | 00 | 00 | 0 | X | 0 | 0110 | 00 | | |
| | NOR | 1 | 01 | 00 | 00 | 0 | X | 0 | 1011 | 00 | | |
| | SLT | 1 | 01 | 00 | 00 | 0 | X | 0 | 0010 | 00 | | |
| | SLTU | 1 | 01 | 00 | 00 | 0 | X | 0 | 0011 | 00 | | |
| | SLL | 1 | 01 | 00 | 01 | 0 | X | 0 | 1000 | 00 | | |
| | SLLV | 1 | 01 | 00 | 00 | 0 | X | 0 | 1000 | 00 | | |
| | SRL | 1 | 01 | 00 | 01 | 0 | X | 0 | 1001 | 00 | | |
| | SRA | 1 | 01 | 00 | 01 | 0 | X | 0 | 1010 | 00 | | |
| | JR | 0 | XX | XX | XX | X | X | 0 | 1111 | 11 | | |

3 MÓDULO CONTROLLER

Listing 3.1 – Módulo controller.sv

```
// Universidade Federal do Rec ncavo da Bahia
2
3
   // —
   // Author : Ejziel Santos, Fabr cio Jesus, Mateus Velame, Rodrigo Suzart
4
   // File : controller.sv
5
   // Create : 2019-11-07 22:26:57
6
7
   // Editor : Visual Studio Code
8
   // -
   // Module Purpose:
9
                    Unidade de controle para o processador MIPS231
10
   //
   // -
11
12
   // Entradas:
            enable : sinal de controle de escrita
13
   //
14
   //
            op : opcode da instru o
            func \qquad : \quad fun \qquad o \quad para \quad instru \qquad es \quad R\!\!-\!type
   //
15
16
                 : flag zero vinda da ALU
   //
17
   // -
   // Saidas:
18
19
            pcsel : seletor do multiplexador de PC.
   //
          wasel : seletor do multiplexador do endere o de escrita no register file
20
   //
                 : controle do sign extend (0 zero-extends, 1 sign-extends)
21
   //
                 : seletor do multiplexador da entrada B da ALU
22
   //
23
   //
         wdsel : seletor do multiplexador de dados de escrita no register file
24
                : fun o a ser executada pela ALU
   //
          alufn
25
   //
                 : write enable da mem ria de dados
26
                 : write enable do register file
   //
          werf
27
                 : seletor do multiplexador da entrada A da ALU
   //
          asel
28
   // .
29
   'timescale 1ns / 1ps
30
31
   'default_nettype none
   'include "opcode.svh"
32
   'include "aluop.svh" //N o tinha isso
33
34
35
   module controller (
36
      input wire enable,
      input wire [5:0] op,
37
38
      input wire [5:0] func,
39
      input wire Z,
40
      output wire [1:0] pcsel,
41
      output wire [1:0] wasel,
42
      output wire sext,
43
      output wire bsel,
44
      output wire [1:0] wdsel,
      output logic [3:0] alufn,
45
46
      output wire wr,
      output wire werf,
```

```
48
       output wire [1:0] asel
49
       );
50
      assign pcsel = ((op == 6'b0) & (func == 'JR)) ? 2'b11 // controla o
51
52
      //multiplexador de 4-entradas
                   : ((op = 6'b000100) \& (Z)) || ((op = 6'b000101) \& (!Z)) ?
53
           2'b01 : ((op = 6'b000010) || (op = 6'b000011)) ?
54
           2'b10 : 2'b00;
55
56
      logic [9:0] controls;
57
      wire _werf_, _wr_;
58
                                             // desativa as escritas no registrador
59
      assign werf = _werf_ & enable;
60
      //quando\ o\ processador\ est\ desativado
61
      assign wr = wr_ \& enable;
                                             // destiva a escrita na mem ria quando
62
      //o processador est
                             desativado
63
      assign \{\text{werf}_{-}, \text{wdsel}[1:0], \text{wasel}[1:0], \text{asel}[1:0], \text{bsel}, \text{sext}, \text{wr}_{-}\} = \text{controls}[9:0];
64
65
66
     always_comb
67
         case(op)
                                                           // instru
                                                                         es non-R-type
68
            'LW: controls <= 10'b 1_10_01_00_1_1_0;
                                                            //LW
                                                           // SW
            'SW: controls <= 10'b 0_XX_01_00_1_1_1_1;
69
70
         'ADDI,
                                                           // ADDI
71
         'ADDIU,
                                                           // ADDIU
72
          'SLTI: controls <= 10'b 1_01_01_00_1_1_0;
                                                             // SLTI
                                                           // SLITIU
         'SLTIU: controls <= 10'b 1_01_01_00_1_1_0;
73
           'ORI: controls <= 10'b 1_01_01_00_1_0_0;
                                                           // ORI
74
75
           'LUI: controls <= 10'b 1_01_01_10_1_X_0;
                                                           // LUI
76
          'ANDI: controls <= 10'b 1_01_01_00_1_0_0;
   // ANDI
77
          'XORI: controls <= 10'b 1_01_01_00_1_0_0;
                                                          // XORI
78
           'BEQ: controls <= 10'b 0_XX_XX_00_0_1_0;
                                                           // BEQ
           'BNE: controls <= 10'b 0_XX_XX_00_0_1_0;
79
                                                           // BNE
             'J: controls \leq 10'b 0_XX_XX_XX_X_0;
                                                           //J
80
81
           'JAL: controls <= 10'b 1_00_10_XX_X_X_0;
                                                           //JAL
          6'b000000:
82
83
             case (func)
                                                           //R - type
                 'ADD,
84
                                                                  // ADD and ADDU
85
                'ADDU.
                 'SUB: controls \leq 10'b 1_01_00_00_0X_0;
                                                                  // SUB
86
                                                                  // AND
87
                 'AND: controls \leq 10'b 1_01_00_00_0X_0;
                  'OR: controls <= 10'b 1_01_00_00_0_X_0;
                                                                  // OR
88
89
                 'XOR: controls \leq 10'b 1_01_00_00_0X_0;
                                                                  // XOR
90
                 'NOR: controls <= 10'b 1_01_00_00_0X_0;
                                                                  // NOR
91
                 'SLT: controls \leq 10'b 1_01_00_00_0X_0;
                                                                  // SLT
                'SLTU: controls <= 10'b 1_01_00_00_0_X_0;
                                                                  // SLTU
92
93
                 'SLLV: controls <= 10'b 1_01_00_00_0_X_0;
                                                                  // SLLV
                                                                  // SLL
94
                 'SLL: controls <= 10'b 1_01_00_01_0_X_0;
                 'SRL: controls <= 10'b 1_01_00_01_0_X_0;
95
                                                                  // SRL
                 'SRA: controls <= 10'b 1_01_00_01_0_X_0;
                                                                  // SRA
96
                  'JR: controls \leq 10'b 0_XX_XX_XX_X_X_0;
                                                                  //JR
97
98
                default :
                            controls \langle = 10'b 0_xx_xx_xx_x_x_x; // instru
```

```
99
              //desconhecida, desative a escrita no registrador e na mem ria
100
101
            default: controls <= 10'b 0_xx_xx_xx_x_x_0;
                                                                         // instru
102
            //desconhecida\;,\;\; desative\;\; a\;\; escrita\;\; no\;\; registrador\;\; e\;\; na\;\; mem\;\; ria
103
         endcase
104
105
106
        aludec alu\_decoder (
            .funct(func),
107
108
            .opcode(op),
109
            .aluop(alufn)
110
        );
111
112
    endmodule
```