110106 Interpreter

A certain computer has ten registers and 1,000 words of RAM. Each register or RAM location holds a three-digit integer between 0 and 999. Instructions are encoded as three-digit integers and stored in RAM. The encodings are as follows:

```
means halt
100
      means set register d to n (between 0 and 9)
2dn
      means add\ n to register d
3dn
      means multiply register d by n
4dn
5ds
      means set register d to the value of register s
      means add the value of register s to register d
6ds
7ds
      means multiply register d by the value of register s
      means set register d to the value in RAM whose address is in register a
8da
      means set the value in RAM whose address is in register a to that of
9sa
      register s
0ds
      means goto the location in register d unless register s contains \theta
```

All registers initially contain 000. The initial content of the RAM is read from standard input. The first instruction to be executed is at RAM address 0. All results are reduced modulo 1,000.

Input

The input begins with a single positive integer on a line by itself indicating the number of cases, each described as below. This is followed by a blank line, and there will be a blank line between each two consecutive inputs.

Each input case consists of up to 1,000 three-digit unsigned integers, representing the contents of consecutive RAM locations starting at 0. Unspecified RAM locations are initialized to 000.

Output

The output of each test case is a single integer: the number of instructions executed up to and including the *halt* instruction. You may assume that the program does halt. Separate the output of two consecutive cases by a blank line.

Sample Input

000

000

Sample Output

16

