

Reporting and profiling OpenCL kernels

Emmanuel Kieffer

High Performance Computing & Big Data Services













Define a kernel application





SDK example

- Intel FPGA SDK provides examples
- Let's take a simple example to see how it works
 - Examples are located at \$INTELFPGAOCLSDKROOT/examples_aoc



Vector_add

- vector_add example
 - o mkdir \$HOME/FPGA-OpenCL
 - o cp -R \$INTELFPGAOCLSDKROOT/examples aoc/vector add \$HOME/FPGA-OpenCL/.
 - o cp -R \$INTELFPGAOCLSDKROOT/examples aoc/common \$HOME/FPGA-OpenCL/.
- Just add to vector and retrieve the results
 - NDRange on a single dimension

```
// ACL kernel for adding two input vectors
__kernel void vector_add(__global const float *x, __global const float *y, __global float *restrict z) {
    // get index of the work item
    int index = get_global_id(0);
    // add the vector elements
    z[index] = x[index] + y[index];
}
```



Project structure

- The directory `common` includes helper functions
 - o **options.h**: C/C++ command parser
 - o opencl.h: Custom OpenCL function
 - o **scoped_ptrs**: smart pointers implementation
- No mandatory to use it but it can be really helpful
- The directory `vector_add` contains:
 - A Makefile to compile the host
 - A directory `device` containing the OpenCL kernel
 - A directory `host` containing the host code

```
▲ >/sshfs/mel/home/FPGA-OpenCL
            AOCLUtils
                aocl utils.h
                opencl.h
                options.h
                scoped ptrs.h
        readme.css
          - AOCLUtils
                opencl.cpp
                options.cpp
    vector add
          — vector add.cl
          - src
               main.cpp
        Makefile
        README.html
10 directories, 11 files
```



Makefile

- Makefile provided by Intel
- You can also generate a makefile template using:
 - `aocl makefile`
- <u>Important variables</u>:

```
AOCL_COMPILE_CONFIG := $(shell aocl
    compile-config )

AOCL_LINK_LIBS := $(shell aocl ldlibs )


AOCL_LINK_FLAGS := $(shell aocl ldflags )
```

 aocl provides options to retrieve all compile, link and flags options

```
S Serror Set INTELFPGAOCLSDKROOT to the root directory of the Intel(R) FPGA SDK for OpenCL(TM) software installation)
 AOCL_LINK_FLAGS += -z noexecstack
 AOCL LINK FLAGS += -Wl.-z.relro.-z.now
 AOCL LINK FLAGS += -Wl.-Bsymbolic
 CXXFLAGS += -02
1 CXXELAGS += -fstack-protector
COXFLAGS += -D_FORTIFY_SOURCE=2
 CXXFLAGS += -Wformat -Wformat-security
 INC DIRS := ../common/inc
PHONY : all clean
```



OpenCL design flow



Emulation phase





Emulation of FPGA OpenCL kernels

- Hardware synthesis can be very long
- Emulation is a practical way of testing your OpenCL kernels

Design properties	Estimated time	Estimated memory	Suggested arguments for fpgasyn partition
Low resource utilization (<10% in Kernel System) Simple memory interface (Global interconnect for < 10 global loads + stores) Loops with low to medium latency (<500 cycles)	2-4h	45 GB	mem=45000MBtime=8:00:00
Medium resource utilization (<40% ALUTs and FFs, and <60% RAMs and DSPs in Kernel System) Simple to medium memory interface (Global interconnect for < 20 global loads + stores) Loops with low to medium latency (<500 cycles)	8-12h	60-90 GB	mem=90000MBtime=24:00:00
High resource utilization (>50% ALUTs and FFs, or >70% RAMs and DSPs in Kernel System) Simple to medium memory interface (Global interconnect for < 20 global loads + stores) Loops with low to medium latency (<500 cycles)	12-20h	90-120 GB	mem=120000MBtime=48:00:00
Any resource utilization Simple to medium memory interface (Global interconnect for > 100 global loads + stores) or Loops with high to very high latency (>2000 cycles)	30-60h	120+ GB	exclusivetime=72:00:00

(source: wikis.uni-paderborn.de)



Emulation of FPGA OpenCL kernels

- Two emulation modes:
 - Fast emulation
 - Legacy emulation (still supported but deprecated)

Intel FPGA SDK for OpenCL Versions	Legacy Emulation	Fast Emulation	Recommended for Noctua		
18.x.x	default	not available	Legacy Emulation		
19.1.0	default	-fast-emulator	Legacy Emulation		
19.2.0	-legacy-emulator	default	Legacy Emulation		
19.3.0	-legacy-emulator	default	Fast Emulation		
19.4.0	-legacy-emulator	default	Fast Emulation		
20.1.0	-legacy-emulator	default	Fast Emulation		
20.2.0	-legacy-emulator	default	Fast Emulation		
	220 920				

(source: wikis.uni-paderborn.de)



Legacy emulation of FPGA OpenCL kernels

- OpenCL 1.0
- vector_add example
 - o cd FPGA-OpenCL/vector add/device
 - aoc -v -Wall -march=emulator -legacy-emulator -o ../bin/vector_add.aocx vector_add.cl
 - o cd .. && make
 - O CL CONTEXT EMULATOR DEVICE INTELFPGA=1 ./host

```
[u100057@mel3017 bin]$ aoc -v -Wall -march=emulator -legacy-emulator -o ../bin/vector_add.aocx ../device/vector_add.cl
aoc: Environment checks completed successfully.
aoc: Cached files in /var/tmp/aocl/ may be used to reduce compilation time
You are now compiling the full flow!!
aoc: Selected target board package /apps/USE/easybuild/staging/2022.1/software/520nmx/20.4
aoc: Selected target board p520 hpc m210h q3x16
aoc: Running OpenCL parser....
aoc: OpenCL parser completed
aoc: Linking Object files....
aoc: Compiling for Emulation ....
aoc: Emulator Compilation completed successfully.
Emulator flow is successful.
To execute emulated kernel, invoke host with
       env CL_CONTEXT_EMULATOR_DEVICE_INTELFPGA=1 <host_program>
For multi device emulations replace the 1 with the number of devices you wish to emulate
[u100057@mel3017 bin]$ CL CONTEXT EMULATOR DEVICE INTELFPGA=1 ./host
Initializing OpenCL
Platform: Intel(R) FPGA SDK for OpenCL(TM)
Using 1 device(s)
 EmulatorDevice : Emulated Device
Using AOCX: vector_add.aocx
Launching for device 0 (1000000 elements)
Time: 1667.388 ms
Kernel time (device 0): 1663.478 ms
Verification: PASS
[u100057@mel3017 bin]$
```



Fast emulation of FPGA OpenCL kernels

- OpenCL > 1.0
- vector_add example
 - cd FPGA-OpenCL/vector_add/device
 - o aoc -v -Wall -march=emulator -o ../bin/vector add.aocx vector add.cl
 - o cd .. && make
 - o ./host -emulator

```
[u100057@mel3017 bin]$ aoc -v -Wall -march=emulator -o ../bin/vector_add.aocx ../device/vector_add.cl
aoc: Cached files in /var/tmp/aocl/ may be used to reduce compilation time
You are now compiling the full flow!!
aoc: Selected target board package
aoc: Selected target board
aoc: OpenCL kernel compilation completed successfully.
aoc: Linking Object files....
aoc: Compiling for Emulation ....
aoc: Emulator Compilation completed successfully.
Emulator flow is successful.
To execute emulated kernel, ensure host code selects the Intel(R) FPGA OpenCL
emulator platform.
[u100057@mel3017 bin]$ ./host -emulator
Initializing OpenCL
Platform: Intel(R) FPGA Emulation Platform for OpenCL(TM)
Using 1 device(s)
 Intel(R) FPGA Emulation Device
Using AOCX: vector add.aocx
Launching for device 0 (1000000 elements)
Time: 15.809 ms
Kernel time (device 0): 0.666 ms
Verification: PASS
[u100057@mel3017 bin]$
```



Notes on Emulation of FPGA OpenCL kernels

- NOT required to have a FPGA card
- Required to have a BSP
- Emulation is executed sequentially like a typical C-code
- Parallelism is ignored during emulation
- Always emulate small parts because you cannot take advantage of emulation
- Emulation is useful to debug your application, not for performance analysis!!

Performance Tuning phase





Multi-stage compilation

- The OpenCL[™] Offline Compiler generate intermediate object file for each source file (.cl) and links
 them without building the hardware => this is a multi-stage compilation
- To compile one or several kernel source files and obtain all intermediate files for analysis
 - o aoc -v -rtl -board=p520_hpc_m210h_g3x16 ../device/vector_add.cl
- Invoking the acc command with the -rtl flag, the offline compiler compiles the kernels and creates the following files and directories:
 - An intermediate .aoco file for each .cl kernel source file. You must specify the -save-temps aoc command option.
 - A .aocr file generated after linking then links them and generates a .aocr file.
 - A <your_kernel_filename> folder or subdirectory containing HTML reports



HTML static report


- First compilation phase without hardware generation (-rtl flags)
 - Kernel code is converted to HDL code
 - Compilation reports are generated
 - During this compilation step, static html reports are generated:

 - It provides kernel analytical data such as area and memory usages, as well as loop structure and kernel pipeline information
 - Get Actual resource utilization and Clock frequency
 - <your_kernel_filename>/ acl_quartus_report.txt




HTML static report

- Provide information information resources utilization
- A source code pane is also provided on the right of the report






Loop analysis






Area Analysis of System





System viewer

- Structure of the FPGA acceleration
 - Kernels represented as combination of blocks
 - Information by clicking on block to see:
 - Memory access
 - Latency
 - Coalescing



Profiling





System viewer

- <u>Dynamic analysis of the kernel</u> helps to evaluate resource overuses and possible optimization
- <u>Profiling</u> the kernel requires the final hardware image (.aocx)
 - Adding the "--profile" option to generate performance counters
 - You need to execute the kernel to fill the profiling results into "profile.mon"
- Profiling may impact the clock frequency
- Processing time should not be evaluated with the "--profile" option
 - "--profile=all": profile all kernels
 - o "--profile=autorun": profile autorun kernels
 - "--profile=enqueued": profile only non-autorun kernels



Profiling Data During Runtime

- Two possibilities to obtain profiling data during runtime
 - Running Profiler Runtime Wrapper from the command line to obtain the data, i.e. profile.json file
 - Running your host application in Intel VTune Profiler using the CPU/FPGA Interaction
- Intel® VTune™ Profiler User Guide





Profiler Runtime Wrapper (PRW) from CLI

Device and host compilation must be completed. Don't forget the "--profile=all" option!!

```
u100057@mel3017 ~/.../vector add/bin / main aocl profile -x vector add.aocx host
Initializing OpenCL
Jsing 2 device(s)
Setting profiler start cycle from environment variable: 1
Setting profiler start cycle from environment variable: 1
 p520 hpc m210h q3x16 : BittWare Stratix 10 MX OpenCL platform (aclbitt s10mx pcie0)
Setting profiler start cycle from environment variable: 1
Setting profiler start cycle from environment variable: 1
 p520_hpc_m210h_g3x16 : BittWare Stratix 10 MX OpenCL platform (aclbitt_s10mx_pcie1)
Setting profiler start cycle from environment variable: 1
Setting profiler start cycle from environment variable: 1
Jsing AOCX: vector add.aocx
_aunching for device 0 (500000 elements)
Launching for device 1 (500000 elements)
ime: 5.241 ms
Kernel time (device 0): 1.236 ms
Kernel time (device 1): 1.245 ms
Verification: PASS
Starting post-processing of the profiler data...
Post-processing complete.
```




Profiler Runtime Wrapper (PRW) from CLI

- You should see two new files after calling the PRW:
 - o profile.mon: data is collected from the performance counters and stored in this file
 - o profile.json : PRW then process the profile.mon file and converts into a readable profile.json file
- Install the <u>Intel VTune profiler</u> (free)
- Create an empty directory, e.g., profiling
- Copy-paste the profile.json file to the folder




Create a new VTune profiler project






Import results



27




Import the profiling directory





CPU/FPGA Interaction analysis results






View Data

- The viewpoint contains these windows:
 - The Summary window displays statistics on the overall application execution, identifying CPU
 time and processor utilization, and execution time or OpenCL kernels.
 - The Bottom-up window displays functions in the Bottom-up tree, CPU time and CPU utilization per function.
 - The Platform window displays over-time metric and performance data for OpenCL kernels,
 memory transfers, CPU context switches, FPU utilization, and CPU threads with OpenCL kernels.



View source file



Performance metrics





Metrics interpretation


- Stall%: percentage of the time the memory or channels¹ is causing pipeline to stall
- Occupancy%: occupancy refers to the percentage of the time required for memory or channel access in total processing time.
- Bandwidth: global-memory access throughput during the kernel execution.
- Idle%: percentage of the overall profiled time frame when there are no valid work item executing or stalling the memory or channel instruction.
- Channel Depth: occupancy of the channel FIFO (in bytes) when the channel is not idling
 - 1. We will see channels more in details later on. In a nutshell, a channel is a dedicated data-path between kernel to avoid the need to access global memory



Ideal Values

"An ideal kernel pipeline condition has a stall percentage of $\underline{0\%}$, an occupancy percentage of $\underline{100\%}$, and a bandwidth that equals the board's available bandwidth"

- All metrics are obtained with the performance counters
- You have to use "Profiling" in order to activate them



Occupancy = $\frac{ivand_count}{total_count}$ x 100%


Bandwidth = $\frac{data_width \times ivalid_count}{kernel_time}$ x 100%

(source: Intel) 34



High Stall Percentage

- Global memory access or channel data unavailable
- Reasons:
 - Linked to high occupancy
 - Intensive data access in few cycles, i.e. typically 1 clock-cycle
 - Prefer local memory
 - Imbalanced producer-consumer pattern for channel
 - Different speed for read-write





Low Occupancy

- Low occupancy in non-critical paths
- <u>Critical paths</u>: "a critical path refers to the sequence of operations within the kernel that

determines the longest execution time."



Low Bandwith Efficiency

- When excessive amount of bandwidth usage with poor memory accesses (e.g. random accesses)
- <u>Solution</u>:
 - Local memory
 - Memory coalescing



No Stall, Low Occupancy, and Low Bandwidth

Serial execution due to data dependencies



NoStallNoOccNoBand.B1:

Details


- · Hyper-Optimized loop structure: enabled.
- Iteration executed serially across NoStallNoOccNoBand.B4, NoStallNoOccNoBand.B6. Only a single loop iteration will execute inside this region due to memory dependency:
 - From: Store Operation (NoStallNoOccNoBand.cl: 10)
 - To: Load Operation (NoStallNoOccNoBand.cl: 12)
- · Stallable instruction: n/a



No Stall, Low Occupancy, and Low Bandwidth

- Serial execution due to data dependencies
- Ran on Stratix 10 FPGA Board with 16GB HBM2 at up to 512GB/s

													_
Computing Task / Module Instance / Compute Unit	Computing Task			Device Metrics									
	Total Time A	Average Time Instance Count Stalls (%) Occupancy (%	Instance Count	Ctalle (9/)	Occupancy (9/)	Idle (%)	Activity (%)	Data Transferred, Global			Number of Compute Units		
	Total Time		Occupancy (%)	Iule (76)	Activity (76)	Size	Average Bandwidth, GB/s	Total Size	Total Average Bandwidth, GB/s				
NoStallNoOccNoBand	39.240ms	39.240ms	1	0.5%	48.7%	36.8%	20.2%	108.5 MB	2.765	108.5 MB	2.765	1	





Notes

- Use local VTune to make the profiling
 - Careful the source file path code will be wrong
 - You can adapt it after the results import