

# NDRange and Single-work items kernel improvements for FPGA

**Emmanuel Kieffer** 

High Performance Computing & Big Data Services












#### NDRange Kernels V.S. Single-Work-Item Kernels





#### NDRange kernels

- It may looks like as GPU-like programming but:
  - Work-items are not launched simultaneously
  - No Single Instruction Multiple Data (SIMD) like GPU
  - More like Multiple Instruction Multiple Data (MIMD)
  - Work-items are pipelined
- SIMD on FPGA → yes
  - Vectorization
  - o "num\_simd\_work\_items(N)"




Executed in parallel



# NDRange kernels


- With data dependencies, data needs to be shared
  - Local or global memories
  - Need for barriers functions
- Barriers function has a huge penalty cost for FPGA
  - Due to pipelining





#### Single Work-item

- Equivalent to launch kernels with NDRange of (1,1,1)
- Define as a Task in OpenCL
- Loops in single-work items are automatically parallelized by the Intel FPGA compiler
- Multiple loop-iterations are computed in different pipeline stages
- Nothing special needed to preserve data dependency






#### In a nutshell

#### **NDRange**

- No Data sharing between work-items
- Replicate kernels on FPGA and GPU

#### Single Work-item

- Data dependencies
- Porting CPU code to FPGA




# **General Improvement Strategies**





## Loop unrolling

- Improve degree of parallelism
- More data can be processed in one clock cycle
- Add #pragma unroll <N>
- <N> is the unroll factor
- Limits the number of iterations to unroll
- <u>Ex</u>:
  - #pragma unroll 1: prevent a loop in your kernel from unrolling
  - #pragma unroll: let the offline compiler decide how to unroll the loop



(source:Loop Optimization in HLSL)



# Loop unrolling


Strategy	Kernel processing time (ms)	Clock frequency (MHz)
Without unrolling	0.073	454
With N=100	0.054	454


- Large unrolling factor may reduce the clock frequency
- Avoid unrolling outer-loops to avoid huge resource utilisation
- Unrolling loops fails if you do not have enough resources on the FPGA
- Loops boundaries should be know at compilation time (~ constant)



# **Optimizing Floating-Point Operations**

- Manually influence floating-point operations order
  - o result = (((A \* B) + C) + (D \* E)) + (F \* G);
- By default, operations are unbalanced (see Figure)
- By default, implementation is consistent with IEEE Standard 754-2008
- Using the aoc compiler option "-ffp-reassociate":
  - Balance the tree but may be inconsistent with IEEE Standard 754-2008
  - May cause small floating-point differences







## **Rounding Operations**


- Reducing intermediate rounding operations
  - Help reducing hardware resources
  - Need to be sure if your application can tolerate small deltas (differences) in results
- As previously, you can instruct the aoc offline compiler:
  - o To remove floating-point rounding operations and conversions whenever possible
  - O With the option "-ffp-contract=fast"
  - Called "fused floating-point operations"
  - Round a floating-point operation only once—at the end of the tree of the floating-point operations


(source: Intel)



#### **Fixed-Point Operations**

- Floating-point operations consume more logic on FPGA
- Increase the amount of hardware resources available using fixed-point operations
  - Hardware necessary to implement it is smaller
  - o Drawback is that you have to anticipate the possible data range
- OpenCL standard does not support fixed-point representation
- Need to use existing types (char, short, int, long) which have predefined number of bits
- <u>Solution</u>: Using **bit masking**. The offline compiler disregards unnecessary bits at compilation







# **Fixed-Point Operations with OpenCL**


```
kernel fixed point masking add ( global const unsigned int * restrict x,
                                 global const unsigned int * restrict y,
                                 global unsigned int * restrict z)
    size t gid = get global id(0);
    // Temporary unsigned int (32 bits)
    unsigned int temp;
    // 0x1FFFF -> 1 1111 1111 1111 1111 (17 bits)
    // 0x3FFFF -> 11 1111 1111 1111 1111 (18 bits)
    temp = 0x3FFFF & ((0x1FFFFF & a[qid]) + ((0x1FFFFF & b[qid]));
    // Mask the first 14 bits --> results on 18 bits (carry)
    result[gid] = temp & 0x3 FFFF;
```

Results of adding the two 17 bits will never exceed 18 bits



# **Aligning memory**

- Enable <u>Direct Access Memory (DMA)</u> by using at least 64-byte aligned memory
- Why?
  - Frees the host processor to perform other calculations during data transfer
- Later, we will see how to use Memory Access Coalescing



```
// For Windows
#define AOCL_ALIGNMENT 64
#include <malloc.h>
void *ptr = _aligned_malloc (size,
AOCL_ALIGNMENT);
_aligned_free (ptr);
// For Linux
#define AOCL_ALIGNMENT 64
#include <stdlib.h>
void *ptr = NULL;
posix_memalign (&ptr, AOCL_ALIGNMENT, size);
free (ptr);
```



# **Avoiding Pointer Aliasing**

- Pointer aliasing is a hidden kind of data dependency
- Make sure that kernel inputs/outputs do not aliases other pointer
- Use the "restrict" keyword to inform the offline compiler
- Prevents the offline compiler from creating unnecessary memory dependencies

```
kernel void myKernel ( global int * restrict x, global int * restrict y)
```

#### Performance Improvement for NDRange kernels





## **Work-Group Size**

- The offline compiler can perform strong optimization for hardware resources
- You can specify:
  - A maximum group size with "\_\_attribute\_\_((max\_work\_group\_size(<N>))) "N being the number of work-items.
  - A required group size "\_\_attribute\_\_((req\_work\_group\_size(<N Dim1>,<NDim2>,<NDim3>))" where
    (<NDim1>,<NDim2>,<NDim3>) define the number of work-items in each dimension
- In both case, you need to instruct the "clEnqueueNDRangeKernel" function about the local\_work\_size:
  - Smaller than or equal to the maximum work-group size if using \_\_attribute\_\_((max\_work\_group\_size(<N>)))
  - Equal to the number of work-items defined by \_\_attribute\_\_((req\_work\_group\_size(<N\_Dim2>, <N\_Dim2>)))



#### Kernel vectorisation

- Higher throughput can be achieved using kernel vectorization
- Multiple work-items can be then executed in a Single Instruction Multiple Data (SIMD)
- The offline compiler combines multiple scalar operations such as addition, multiplication, etc ...
- More hardware resources are required and therefore the require memory bandwidth will be higher
- The user kernel design may become **memory-bound**



#### **Automatic kernel vectorisation**

- Automatic vectorization can be achieved using the "\_\_attribute\_\_((num\_simd\_work\_items(<N>)))"
- <N> identical operation will be vectorized by the offline compiler
- Note that  $\langle N \rangle$  should be a **power of 2** and the number of work-group items divisible by  $\langle N \rangle$




## Vector data types

- Using vector data types can also increase the number of computations per clock cycles
- For example, float16 represents buffers of 16 floats
- They allow better memory access using coalescing




#### Multiple compute units


- You can increase the number of compute units to improve throughput
- Multiple compute units can be executed multiple work-groups simultaneously for each single kernel
- Work-groups are then **dispatched automatically** by the hardware scheduler to available compute units
- Obviously, this will require more hardware resources
- Contrary to vectorization, memory cannot be coalesced:
  - Each compute units accesses the memory concurrently
- The number of compute units can be defined using:
  - o "\_\_attribute\_\_((num\_compute\_units(<N>))) "
  - With <N> the number of compute units






# Compute units vs SIMD





# Compute Unit with Four SIMD Lanes (num\_simd\_work\_items(4))



(source: Intel documentation) 22




#### Compute units vs SIMD

- Prefer SIMD to compute units
- Both improve throughput but have different efficiency to access memory
- "\_\_attribute\_\_((num\_compute\_units(<N>)))" modifies the number of compute units to which work-groups will be scheduled.
- "\_\_attribute\_\_\_((num\_simd\_work\_items(<N>)))" modifies the amount of work a compute unit can perform in parallel on a single work-group. The datapath of the compute unit is duplicated by sharing the control logic across each SIMD vector lane.
- In summary, SIMD leads to more efficient hardware than using more compute units when trying to achieve the same objective



## Compute units vs SIMD





# Hybridizing compute units with vectorisation


- To take advantage of both strategies
- Combine kernel vectorization with multiple compute units
- Fully utilize the resources
- Ex by Intel:
  - Suppose you cannot increase the number of SIMD lanes to 16
  - Combining 3 compute units with each 4 SIMD lanes may be fit to the FPGA

```
__attribute__((num_simd_work_items(4)))
__attribute__((num_compute_units(3)))
__attribute__((reqd_work_group_size(8,8,1)))
kernel_void_matrixMult(...){}
```



# Hybridizing compute units with vectorisation

- 12 operations per clock cycle
- Filling the FPGA will take significant amount of time
- Remove the compute units and SIMD attributes
   when you need to recompile several time



# Performance Improvement for Single work-item kernels





#### Remove nested loops

- With a nested loop:
  - Outer-loop must wait till the inner-loop is finished
  - Extra cycle delay due to control overhead

```
#define N 4096
__kernel void nestedloop1( __global int * restrict
A, __global int * restrict B ){

    for(unsigned i=0; i<N; i++){
        for(unsigned j=0; j<N; j++)
        {
        B[i*N+j] = A[i*N+j] - 1;
        }}}</pre>
```

```
#define N 4096
__kernel void nestedloop2( __global int * restrict
A, __global int * restrict B ){

   for(unsigned i=0; i<N*N; i++){
       B[i*N+j] = A[i*N+j] - 1;
   }
}</pre>
```

(source: Intel documentation)



#### Unroll loops

- Unrolling to remove nested loops
- Use only when:
  - Inner-loop has small number of iterations
  - Simple inner-loop single iteration
- Unrolling increase resource utilization
- Should be used with care

(source:Design of FPGA-Based Computing Systems with OpenCL)



#### Data dependencies causing serial executions

(source:Design of FPGA-Based Computing Systems with OpenCL)

```
#define N 4096
 kernel void
data dependency ( global int * restrict A,
                  global int * restrict B,
                  global int * restrict res)
  int sum = 0;
  for(unsigned i=0; i<N; i++){</pre>
    for (unsigned j=0; j<N; j++) {
        sum += A[i*N+j];
                                 Dependency leading
                                 to serial executions
    sum += B[i];
                                 (Data-dependent
                                 region)
  *res=sum;
```

```
#define N 4096
 kernel void data dependency ( global int * restrict A,
                                 global int * restrict B,
                               global int * restrict res)
  int sum = 0;
  for (unsigned i=0; i<N; i++) {
    int tmpsum = 0;
    for (unsigned j=0; j<N; j++) {
        tmpsum += A[i*N+j];
                                         Introduce a local temp
                                        variable
    sum += tmpsum;
    sum += B[i];
  *res=sum; }
                                                       30
```



## **Avoid Conditional Loops**

(source: Intel documentation)

```
if (condition) {
    for (int i = 0; i < m; i++) {
        // statements
     }
}else {
    for (int i = 0; i < m; i++) {
        // statements
     }
}</pre>
```

```
for (int i = 0; i < m; i++) {
    if (condition) {
        // statements
     }else {
        // statements
     }
}</pre>
```

The loop should contain the conditions, not the other way around !!!



## Deepest possible variable scope

(source: Intel documentation)

```
int a[N];
int b[N];
for (int i = 0; i < m; ++i) {
  for (int j = 0; j < n; ++j) {
    // statements
}
}</pre>
```

```
int a[N];
for (int i = 0; i < m; ++i) {
  int b[N];
for (int j = 0; j < n; ++j) {
  // statements
}
}</pre>
```

Declare variables just before you need them to reduce resources!!



## Use local memory

(source: Intel documentation)

```
#define N 128

__kernel void unoptimized( __global int*
restrict A )
{
    for (unsigned i = 0; i < N; i++)
        A[N-i] = A[i];
}</pre>
```

```
#define N 128

__kernel void optimized( __global int* restrict A ) {
   int temp[N];
   for(unsigned i=0; i<N; i++)
      temp[i]=A[i];
   for (unsigned i = 0; i < N; i++)
      temp[N-i] = temp[i];
   for(unsigned i=0; i<N; i++)
      A[i]=temp[i];
}</pre>
```

- Global memory accesses have longer latencies than local memory
- Transferring to local memory
- Loop-carried dependency is now on temp



#### **Loop-Carried Dependencies Caused by Memory Arrays Access**

- Add #pragma ivdep in your single work-item kernel
- The offline compiler generate hardware ensuring load and store instructions operate within dependency constraints
- If the updated data is not needed for another iteration of the loop, the next iteration can be initiated without waiting for the data from the previous iteration to be written to the global memory.
- ivdep pragma instructs the offline compiler to remove this extra hardware

```
// no loop-carried dependencies for A
#pragma ivdep
for (int i = 0; i < N; i++) {
A[i] = A[i - B[i]];
}</pre>
```

34



#### **Shift Registers**

- Shift register pattern is very important in FPGA
- Shift register must have a known size at compilation
- Shift register elements must be initialized with same value
- Constant access when fully unrolling
- A shift register into a block RAM allows to handle multiple access points into the array

```
#define SIZE 512
//Shift register size must be statically determinable
kernel void foo(){
  int shift reg[SIZE];
  //The key is that the array size is a compile time constant
  // Initialization loop
  #pragma unroll
  for (int i=0; i < SIZE; i++) {
 //All elements of the array should be initialized to the same value
  shift reg[i] = 0;
 // Fully unrolling the shifting loop produces constant accesses
  #pragma unroll
  for (int j=0; j < SIZE-1; j++) {
  shift reg[j] = shift reg[j + 1];
  shift reg[SIZE - 1] = shift reg[0];
```

(source: Intel documentation)




#### **Relaxing Loop-Carried Dependency using Shift Registers**

- Handling single work-item kernels that carry out <u>double precision floating-point operations</u>
- Each add operation requires the result of its previous operation
- Latency of the floating-point addition is several clock-cycles
- To <u>relax</u> the data dependency, infer the array as a shift register.

```
__kernel void double_add_1 (__global double *arr,int N, __global double
*result)
{

double temp_sum = 0;
for (int i = 0; i < N; ++i) {
   temp_sum += arr[i];
}
*result = temp_sum;
}</pre>
```




(source:Design of FPGA-Based Computing Systems with OpenCL)

(source: Intel documentation) 36



#### **Relaxing Loop-Carried Dependency using Shift Registers**

- Create a shift register holding partial sums
- Partial sums computed in parallel
- Latency of the floating-point addition is several clock-cycles
- So Initialisation Interval (II) > 1



(source:Design of FPGA-Based Computing Systems with OpenCL)



#### Relaxing Loop-Carried Dependency using Shift Registers

```
//Shift register size must be statically determinable
#define II CYCLES 12
kernel void double add 2 ( global double *arr, int N, global double *result) {
//Create shift register with II CYCLE+1 elements
double shift reg[II CYCLES+1];
//Initialize all elements of the register to 0
for (int i = 0; i < II CYCLES + 1; i++) {
shift req[i] = 0;
//Iterate through every element of input array
for(int i = 0; i < N; ++i){
//Load ith element into end of shift register
//if N > II CYCLE, add to shift reg[0] to preserve values
shift reg[II CYCLES] = shift reg[0] + arr[i];
#pragma unroll
//Shift every element of shift register
for(int j = 0; j < II CYCLES; ++j)</pre>
shift reg[j] = shift reg[j + 1];
                                                 (source: Intel documentation)
```



#### **Relaxing Loop-Carried Dependency using Shift Registers**

```
//Sum every element of shift register
double temp_sum = 0;
#pragma unroll
for(int i = 0; i < II_CYCLES; ++i)
{
  temp_sum += shift_reg[i];
}
*result = temp_sum;
}</pre>
```



## Example N=10, II\_CYCLES=5

arr[N] 0 1 2 3 4 5 6 7 8 9

shift\_reg[II\_CYCLES+1] | 0 | 0 | 0 | 0 | 0 | // All elements initialized to 0



#### **Iteration o**






3

6

shift\_reg




// shift\_reg[0] + arr[i]







shift\_reg



// shift\_reg[0] + arr[i]








3

6

shift\_reg



// shift\_reg[0] + arr[i]



arr



1

2 |

3

4

.


6

7

8

9

shift\_reg



// shift\_reg[0] + arr[i]




arr



3

6

shift\_reg



// shift\_reg[0] + arr[i]



arr



shift\_reg



// shift\_reg[0] + arr[i]



arr



shift\_reg



3

5


1+6

5

// shift\_reg[0] + arr[i]



arr 0 1 2 3 4 5 6 7 8 9





arr



3

shift\_reg



5

9

9

3+8


// shift\_reg[0] + arr[i]

(source: Intel documentation)

49








## **Memory Improvements**






# **Memory Hierarchy**





## **Memory Coalescing**

- Global memory
  - A "transaction" corresponds to one read or write access to or from memory
  - Data bus of the memory controller is wider (controller memory freq. is lower)
  - Data with between DDR and PHY is 64 bits.
  - When we requests data, we need to have efficient transactions
  - o To take advantage of the memory controller bandwidth, the frequency of your kernels should exceed it





# **Memory Coalescing**

- Each "transaction" access 64 bytes
- If you are passing kernel arguments distant more than 64 bytes
- More transactions are therefore needed to read global memory
- Strategy:
  - Make sure that global memory access are coalesced to merge transactions
  - Simplify the data path of memory access
  - Built-in vector type (e.g., int<N>, float<N>) when you have support a single type
  - Or custom data types using structures when mixing multiple types

# Global memory 64 bytes 64 bytes 64 bytes 64 bytes Transaction 1 (64 bytes) Transaction 2 (64 bytes) Kernel

(source: Design of FPGA-Based Computing Systems with OpenCL)

Contiguous memory region !!!



## Non-coalesced memory access

```
#define N 4096
#define IT 4194304
kernel void kernel ncoalesced ( global double * restrict A, global double * restrict B,
                                 __global double * restrict C, __global double * restrict D,
                                  global double * restrict E, global double * restrict F,
                                  global double * restrict G, global double * restrict H,
                                  global double * restrict out) {
 unsigned int k = 0;
  for(unsigned int it = 0; it<IT; it++){</pre>
     out[k] = A[k] + B[k] + C[k] + D[k] + E[k] + F[k] + G[k] + H[k];
    if(k < N)
       k++;
     }else{
       k=0;
  } }
```




# Coalesced memory access

```
#define N 4096
#define IT 4194304
struct StructEx
double A, B, C, D, E, F, G, H;
};
kernel void kernel coalesced ( global struct StructEx * restrict all inputs,
                                 global double * restrict out) {
  unsigned int k = 0;
  for (unsigned int i = 0; i < N; i++) {
    out[k] = all inputs[k].A + all inputs[k].B + all inputs[k].C + all inputs[k].D +
             all_inputs[k].E + all_inputs[k].F + all_inputs[k].G + all_inputs[k].H;
    if(k < N) {
       k++;
    }else{
       k=0;
} }
```



# Comparison





## Structure alignment

- Structure alignment will improve performance
- General Alignment for structure (CPU):
  - The alignment must be a power of two.
  - The alignment must be a multiple of the **least-common-multiple word-width** of he structure member sizes.

#### • Example:

- 1: 1, 2, 3, 44: 4, 8, 12, 16
- Structure example will be 4 bytes aligned
- The compiler will therefore add 3 bytes of padding between a and b..

```
struct MyStruct
{
char a;\\ 1 byte
int b;\\ 4 bytes
int c;\\ 4 bytes
};
```



## Alignment hint


If you struggle to remind how to compute the alignment, use the following C code.

```
#include <stdio.h>
                                                                   align.c
struct MyStruct {
                          ► ~/Desktop ./align test
char a ;
                    Alignment of char: 1
int b;
                    Alignment of int: 4
int c;
                    Alignment of struct MyStruct: 4
                    Size of MyStruct: 12
int main() {
printf("Alignment of char: %zu\n", _Alignof(char));
printf("Alignment of int: %zu\n", _Alignof(int));
printf("Alignment of double: %zu\n", Alignof(double));
printf("Alignment of struct MyStruct: %zu\n", Alignof(struct MyStruct));
printf("Size of MyStruct: %zu\n", sizeof(struct MyStruct));
return 0;}
```



## **Arrays of Structures**

- Each element of MyStruct has 12 bytes due to padding
- Recall that each transaction between the user kernel design and the memory controller is **512 bits wide**
- We have therefore 64/12 = 5.333 => alignment is far from optimal as the 6th element of MyStruct will be split between two 64-byte regions




60



# Removing padding


- Removing all padding will definitely reduce the size
- Padding can be removed by adding the "packed" attribute, i.e, "\_\_attribute\_\_ ((packed)) "in your kernel
- Each element of MyStruct will have therefore 9 bytes
- However, 64/9 = 7.111 => we still have some elements in multiple 64-bytes region and the alignment is sub-optimal






# Change alignment and padding

- To improve performance, align structure such all elements belongs to a single 64-byte regions
- Padding can still be removed by adding the "packed" attribute, i.e, "\_\_attribute\_\_ ((packed))"
- Transaction size is 64 bytes, the minimum alignment which is also a multiple of the transaction size is 16
- Enforce a 16-byte alignment with " attribute ((aligned(16)))"






# Comparison





# **Optimize Global Memory Accesses**

- Modern FPGA cards have multiple memory modules that can be accessed in parallel
- These modules are called "memory banks"
- The offline compiler works in burst-interleaved configuration to evenly allocated onto multiple banks
- The goal is to avait data concentration on a particular bank



64



# **Optimize Global Memory Accesses**

- Burst-interleaved configuration:
  - Best load balancing between the memory banks.
  - But non-contiguous memory
- Non-interleaved strategy:
  - Contiguous load and store operations
  - o Improve memory access efficiency
  - Increased access speeds
  - Reduced hardware resource needs.
- Non-interleaved ⇔ programmer is in charge of choosing

**Burst-Interleaved Separate Partitions** Address Address 0x7FFF\_FFFF 0x7FFF\_FFFF Bank 2 0x7FFF FC00 0x7FFF FBFF Bank 1 Bank 2 0x7FFF F800 0x0000 0FFF Bank 2 0x4000\_0000 0x3FFF\_FFFF 0x0000 0C00 0x0000 0BFF Bank 1 0x0000 0800 0x0000 07FF Bank 1 Bank 2 0x0000 0400 0x0000 03FF Bank 1 0x0000\_0000 0x0000 0000



# Using non-interleaving strategy

- You need to instruct the offline compiler with the option "-no-interleaving=<global memory name>"
- Global memory names are defined in the BSP (see file board\_spec.xml) or use "default"
- Don't forget to allocate OpenCL buffer on their respective banks

```
// Example with two banks
int main() {
...
in_buffer = clCreateBuffer(context, CL_MEM_READ_ONLY | CL_CHANNEL_1_INTELFPGA ,
sizeof(float) *SIZE, NULL, &status);
out_buffer = clCreateBuffer(context, CL_MEM_WRITE_ONLY | CL_CHANNEL_2_INTELFPGA ,
sizeof(float) *SIZE, NULL, &status);
...}
```

- Non-interleaved memory can be useful if you have read-only and write-only data
- Ex: Vector addition => input vectors are read from BANK 1 and output vector is writing to BANK 2



## **Choosing Global memory type**

Global memory names and types are defined in the BSP (see file board\_spec.xml)

- Inside the file board\_spec.xml, search for "global\_mem" (On the figure, we only have DDR)
- To define a different global memory type listed in the board\_spec.xml
  - Add to your kernels a different buffer location using attributes



## **Constant memory**

- Constant memory is located in global memory
- But the kernel loads it into an on-chip cache shared by all work-groups at runtime
  - Constant cache is implemented using on-chip RAM blocks
  - However it has large penalties for high cache misses
- By default, constant memory is 16 kB but you can adapt it to your need:
  - With the offline compiler option "-const-cache-bytes=<N>", where <N> is the constant memory size in bytes.
  - Ma use of "\_\_constant" in your kernel to identify constant memory arrays:

```
constant int * A, ...)
```


- You cannot define constant, the kernel argument cannot be assigned to a non-default memory
- More on this in the <u>Intel documentation</u> ...

```
// If the host defines always the same constant values
// Add it directly to the kernel design (A ROM will be created)
// __constant can only created outside the kernel function
__constant int array[4] = {0,1,2,3,4};
__kernel void kernel_with_constant ( ... ) {}
```



## **Local memory**


- Local data can be stored in separate local memory banks for parallel memory accesses
- Number of banks of a local memory can be adjusted (e.g., to increase the parallel access)
- Add the following attributes "\_\_attribute\_\_((numbanks(1), bankwidth(16))":
  - o numbanks(1) : create a single bank
  - o bankwidth(16): assign a 16-byte bank width
- Ex Imem[8][4]
  - No two element can be accessed in parallel in Imem
  - Single bank local memory
- All rows accessible in parallel with numbanks (8)
- Different configurations patterns can be adopted



local int attribute ((numbanks(1),bankwidth(16))) lmem[8][4]




# **Local memory**





# Local memory: double pumping

- Double pumping increase virtually the number of ports for local memory
- By doubling the local-memory-clock frequency





# Local memory: double pumping


- Avantages:
  - Increases the number of available physical ports
  - May reduce RAM usage by reducing replication
- Disadvantages:
  - Higher logic and latency as compared to single pumped configuration
  - Might reduce kernel clock frequency
- Pumping configuration can be define using "\_\_attribute\_\_((singlepump))" and
   " attribute ((doublepump))"




## Local memory replication

- The offline compiler can replicate the local memory
- This allows to create multiple ports
- <u>Behaviour</u>:
  - All read ports will be accessed in parallel
  - All write ports are connected together
  - Data between replicate is identical
- Parallel access to all ports is possible but consumes more resources
- " attribute ((max replicates(3))) "control the replication factor

```
__kernel void three_parallel_access(int raddr, int waddr) {
int __attribute__((memory,numbanks(1),singlepump,max_replicates(3)))
lmem[16];
lmem[waddr] = lmem[raddr] + lmem[raddr + 1] + lmem[raddr + 2];
}
```





(source: Design of FPGA-Based Computing Systems with OpenCL)

73



## **Private memory**

- Private memory is the on-chip memory dedicated to a single work-item
- Variable without qualifiers declared inside kernel function are defined as private memory
- Private memory can be register or RAM blocks
- To enforce the usage of register, "\_\_attribute\_\_((register))"

```
o Ex: int __attribute__((register)) array[SIZE];
```

You can also apply memory attributes to data members of a struct

```
struct State {
    int array[100] __attribute__((__memory__));
    int reg[4] __attribute__((__register__));
};
```

- array[100] is stored in RAM blocks
- reg[4] is stored in register