

Running and Writing OpenCL kernel for FPGA

High Performance Computing & Big Data Services









Emmanuel Kieffer





Intel® FPGA SDK for OpenCL™ Software Technology





Preferred vendors

- Vendors
 - BittWare
 - Gidel
 - Terasic
 - Reflexces
 - o Etc...
- Intel preferred board for FPGA
- Board for High-Performance computing
- BSP provided by vendor and compatible with the SDK
- Provide software layer to interact with host code including drivers












Setting Up the OpenCL Design Environment

- Intel® Quartus® Prime Design Software
- Intel® FPGA SDK for OpenCL™ Software Technology
- BSP installation files provided by vendor
 - Quartus installation directory>/hld/board
 - FlexLM license installed by the administrator
 - Env variable `\$LM_LICENCSE`

Environment variables:

- ***\$QUARTUS ROOTDIR***: Quartus installation directory
- \$Q\$Y\$_ROOTDIR`: Qsys is a software tool provided by Altera to build SOPC system on FPGA
- ***INTELFPGAOCLSDKROOT**: path to the SDK's installation directory
- `\$ALTERAOCLSDKROOT` == \$INTELFPGAOCLSDKROOT`
- `\$AOCL_BOARD_PACKAGE_ROOT`: BSP path
- \$OCL_ICD_VENDORS` == `\$ACL_BOARD_VENDOR_PATH`: same as\$AOCL_BOARD_PACKAGE_ROOT`





Example of Environment

```
export LM_LICENSE_FILE=1800@192.168.1.80:/usr/.../license/lic1512.dat
export QUARTUS_ROOTDIR=/usr/.../20.4/quartus
export QSYS_ROOTDIR="$QUARTUS_ROOTDIR"/sopc_builder/bin
export INTELFPGAOCLSDKROOT=/usr/.../20.4/hld
export AOCL_BOARD_PACKAGE_ROOT="$INTELFPGAOCLSDKROOT"/board/bittware/520nmx
export
LD_LIBRARY_PATH=$LD_LIBRARY_PATH:"$QUARTUS_ROOTDIR"/linux64:"$AOCL_BOARD_PACKAGE_ROOT"/linux64/lib:"$ALTERA
OCLSDKROOT"/host/linux64/lib
export
PATH=$PATH:"$QUARTUS_ROOTDIR"/bin:"$ALTERAOCLSDKROOT"/linux64/bin:"$ALTERAOCLSDKROOT"/bin:/usr/.../16.1/qsys/bin
```



Quartus Prime

- Intel® Quartus® Prime Design Software
- Intel® FPGAs, SoCs, CPLD
- Design entry and synthesis to optimization, verification, and simulation
- Build the hardware configuration (VHDL, verilog, ...)
- Without: You cannot develop OpenCL code for FPGA

Supported Devices	Pro Edition	Standard Edition	Lite Edition (Free)
Intel® Agilex™	/	HPC FPGA cards only	
Intel® Stratix® 10	/		
Intel® Arria® 10	7	/	-
Intel® Cyclone® 10 GX	√ ¹	-	-
Intel® Cyclone® 10 LP	-	✓	/
		(source: Intel)	6



Directory structure of the SDK

Folder	Description
/bin	Main binaries and utilities
/board	Design files related to specific supported boards
/ip	Ip cores required for kernel compilation
/host	Files used by compilation flow for users program
/host/include	OpenCL header files + interface files for compilation
/host/windows64/lib /host/linux64/lib /host/arm32/lib	OpenCL host runtime libraries

(source: Intel)



AOCL tool

- The `aocl` command is the main tool to compile kernels and manage your FPGA workflows
- It comes with some utilities functions:

Host compilation utilities		
aocl compile-config	Displays compiler flags for the host program	
aocl link-config	Show links options needed by the host program	
aocl makefile	Provide makefile fragments for your application	
Board management command		
aocl install	Install a board driver onto your system	
aocl diagnose	Run the board vendor's test program	
aocl flash	Program the on-board flash through JTAG	



AOCL tool

- The `aocl` command is the main tool to compile kernels and manage your FPGA workflows
- It comes with some utilities functions:

aocl list-devices	Lists all installed devices	
aocl program	Configure a new FPGA image onto the board	
aocl initialize	Configure a default FPGA image onto the board	
Kernel compilation report		
aocl profile	Displays kernel execution profiler data	
aocl env	Show the compilation environment of a binary (aocx)	
Help for commands		
aocl help <subcommand></subcommand>	Show help for a particular subcommand	



Diagnostic / Listing boards

- You can detect whether the environment variables of the FPGA board are set:
 - `aoc -list-boards`
 - (Below) Two cards Intel Stratix 10MX 16GB HBM (High Bandwith Memory)

```
[u100057@mel3009 ~]$ aoc -list-boards
Board list:
  p520 hpc m210h q3x16 (default)
     Board Package: /apps/USE/easybuild/staging/2022.1/software/520nmx/20.4
     Memories:
                    HBM0, HBM1, HBM2, HBM3, HBM4, HBM5, HBM6, HBM7, HBM8, HBM9, HBM10, HB
M11, HBM12, HBM13, HBM14, HBM15, HBM16, HBM17, HBM18, HBM19, HBM20, HBM21, HBM22, HBM23,
HBM24, HBM25, HBM26, HBM27, HBM28, HBM29, HBM30, HBM31
  p520 max m210h g3x16
     Board Package: /apps/USE/easybuild/staging/2022.1/software/520nmx/20.4
                    HBM0, HBM1, HBM2, HBM3, HBM4, HBM5, HBM6, HBM7, HBM8, HBM9, HBM10, HB
     Memories:
M11, HBM12, HBM13, HBM14, HBM15, HBM16, HBM17, HBM18, HBM19, HBM20, HBM21, HBM22, HBM23,
HBM24, HBM25, HBM26, HBM27, HBM28, HBM29, HBM30, HBM31
     Channels:
                    kernel_input_ch0, kernel_output_ch0, kernel_input_ch1, kernel_output_
ch1, kernel input ch2, kernel output ch2, kernel input ch3, kernel output ch3
```



Diagnostic / Listing boards

- You can diagnose each of these cards using:
 - `aocl diagnose <device-names>`
 - OR `aocl diagnose all`
- The command perform:
 - ICD diagnostics
 - BSP Diagnostics
 - Global Memory checks
 - Bandwidth checks

```
As a reference:
PCIe Gen1 peak speed: 250MB/s/lane
PCIe Gen2 peak speed: 500MB/s/lane
PCIe Gen3 peak speed: 985MB/s/lane
Writing 262144 KBs with block size (in bytes) below:
Block_Size Avg Max Min End-End (MB/s)
  524288 5194.50 5299.05 4588.95 4999.68
 1048576 6485.19 6634.84 4628.66 6325.43
 2097152 7255.27 7482.35 5390.30 7153.00
 4194304 7748.90 7993.86 4967.19 7689.52
 8388608 8196.49 8251.45 7866.94 8163.93
16777216 8354.29 8393.30 8109.59 8336.92
33554432 8436.10 8462.38 8311.30 8426.86
67108864 8471.51 8493.00 8416.22 8467.03
134217728 8496.22 8510.09 8482.39 8494.25
268435456 8464.67 8464.67 8464.67 8464.67
Reading 262144 KBs with block size (in bytes) below:
Block_Size Avg Max Min End-End (MB/s)
  524288 5030.72 5175.60 4622.94 4845.66
 1048576 6319.06 6440.88 6055.18 6169.15
 2097152 6993.57 7207.20 5310.98 6902.53
 4194304 7566.28 7633.49 7453.88 7513.31
 8388608 7831.68 7879.42 7774.49 7802.62
16777216 7963.20 7985.26 7939.50 7949.14
33554432 8036.71 8057.63 8012.66 8029.03
67108864 8073.08 8082.68 8062.21 8070.20
134217728 8098.88 8104.39 8093.38 8097.88
268435456 8111.71 8111.71 8111.71 8111.71
Write top speed = 8510.09 MB/s
Read top speed = 8111.71 MB/s
Throughput = 8310.90 MB/s
```


Compiling OpenCL programs





Compiling the host code

- Include CL/opencl.h or CL/cl.hpp
- Install and use a C/C++ compiler
 - MS Visual Studio
 - GNU GCC
 - Intel
- Use aocl compile-config for the OpenCL included
- Use aocl link-config to link to the Intel FPGA lib





Compiling kernels

- aoc -list-boards
 - List available boards within the current package

```
[u100057@mel3009 first_code]$ aoc -list-boards
Board list:
    p520_hpc_m210h_g3x16 (default)
    Board Package: /apps/USE/easybuild/staging/2022.1/software/520nmx/20.4
    Memories:    HBM0, HBM1, HBM12, HBM3, HBM4, HBM5, HBM6, HBM7, HBM8, HBM9, HBM10, HBM11, HBM12, HBM1
3, HBM14, HBM15, HBM16, HBM17, HBM18, HBM19, HBM20, HBM21, HBM22, HBM23, HBM24, HBM25, HBM25, HBM26, HBM27, HBM2
8, HBM29, HBM30, HBM31
    p520_max_m210h_g3x16
    Board Package: /apps/USE/easybuild/staging/2022.1/software/520nmx/20.4
    Memories:    HBM0, HBM1, HBM1, HBM12, HBM4, HBM5, HBM6, HBM7, HBM4, HBM9, HBM10, HBM11, HBM12, HBM1
3, HBM14, HBM15, HBM16, HBM17, HBM18, HBM19, HBM20, HBM21, HBM22, HBM23, HBM24, HBM25, HBM26, HBM27, HBM2
8, HBM29, HBM30, HBM31
    Channels:    kernel_input_ch0, kernel_output_ch0, kernel_input_ch1, kernel_output_ch2, kernel_input_ch3, kernel_output_ch3, kernel_output_ch3, kernel_output_ch3, kernel_output_ch3, kernel_output_ch3,
```

- aoc -board=<board> <kernel file>
 - Compile the kernel for a specific board
 - Generate the kernel hardware system
 - Call Intel Quartus Prime software to create the aocx file

AOC



kernel.aocx






[u100057@mel3009 first_code]\$ aoc -board=p520_hpc_m210h_g3x16 first_kernel.cl

(source: Intel)



Compilation workflow






AOC command (most common)

Options	Description	
-report	Print area estimates to screen	
-с	Creates .aoco object fickle and bootstrap an Intel Quartus Prime design project	
-o <file></file>	Use to specify a non-default name for the output file	
-I <directory></directory>	Adds <directory> to header search path</directory>	
-L <directory></directory>	Adds <directory> to library search path</directory>	
-l <library.aoclib></library.aoclib>	Specify OpenCL library file	
-D <name></name>	Defines a macro called <name></name>	
-march=emulator	Create kernels that can be executed and debugged on the host without the board	
-profile	Enable profile support when generating aocx file	



Compilation workflow



(source: Intel) 17

Writing OpenCL programs

On the host





Platforms IDs

- Obtain the list of available platforms
- Parameters:


```
    cl_unit num_entries : size of platforms
    cl_platform_id *platforms : list of platform IDs
    clu_uint *numplatforms : total number of platforms available
```

• Return:

```
o cl_int : error code
```



Device IDs




- Obtain the list of available devices supported by the platform
- <u>Parameters</u>:

• Return:

```
o cl int : error code
```



Device IDs



- Obtain the list of available devices supported by the platform
- <u>Parameters</u>:

• Return:

```
o cl int : error code
```



Create the context

- Create and return a context
- void CL_CALLBACK *pfn_notify : callback to handle errors in the context



Host code setup workflow

- Call clGetPlatformIDs to get available platforms
- Allocate space to hold platform information
- Call clGetPlatformIDs to create a list of platforms
- Call clGetDeviceIDs to get the number of available devices in the selected platforms
- Allocate space to hold device information
- Call clGetDeviceIDs to create a list of devices
- Call clcreateContext to create a context managing kernel execution



Platform example code

```
#include <stdio.h>
#include <stdlib.h>
#include <CL/opencl.h>
// Get openCL first platform
cl platform id fpga paltform = NULL;
clGetPlatformIDs(1, &fpga paltform, NULL);
// Get openCL first device
cl device id fpga device = NULL;
clGetDeviceIDs(fpga_paltform, CL_DEVICE_TYPE_ACCELERATOR, 1, &fpga_device, NULL);
// Create a context.
cl context context = clCreateContext(NULL, 1, &fpga device, NULL, NULL, NULL);
```



The command queue

- The host request action by the device through a command queue
- Each queue is linked to single device but devices may have several queues
- Host submits commands for example:
 - Write to device
 - Execute kernel
 - Read from device
- Operations in the queue will execute in-order for Intel FPGA



Create a command queue

• Parameters:

```
cl_context *context: previously generated context
cl_device_id device: device associated with the context
cl_command_queue_properties properties: queue properties (ex: profiling)
cl_int *errcode_ret : error code
```

Returns:

Cl_command_queue : the generated command queue



Memory transfer management

- Host and device have their own physical memory
- Data must be move from the host to the device before kernel execution
- The host is in charge to retrieve the result of the computation after kernel execution
- OpenCL provide functions to allocate, transfer and free memory
 - These functions generate memory objects sent through the command queues



Memory objects

- Host and device have their own physical memory
- Data must be move from the host to the device before kernel execution
- The host is in charge to retrieve the result of the computation after kernel execution
- OpenCL provide functions to allocate, transfer and free memory
 - These functions generate memory objects sent through the command queues
 - Memory objects
 ⇔ Data encapsulation
- Two types of memory objects defined by OpenCL specification
 - Buffers (Onde dimensional collection of elements)
 - Images (single or array)



Create a buffer (one dimension collection)

- Can be scalar (int, char, float), vector data types, or structures
- In the host, dereferencing memory object is not allowed -> transformed to pointer inside the kernel

• Parameters:


```
cl_context *context: a valid context
cl_mem_flags flags: special flags
size_t size: size in bytes
void *host_ptr: size in bytes
cl int *errcode ret : error code
```

Returns:

o cl_mem : memory object




Data transfers with the command queue (write)





Data transfers with the command queue (read)





Buffer example code

```
// Host side data
int *host din, *host dout;
// Align mem in order to use DMA -- POSIX
posix_memalign((void **)(&host_din), AOCL_ALIGNMENT, sizeof(int)*N);
                                                                              Discussed later
posix_memalign((void **)(&host_dout), AOCL_ALIGNMENT, sizeof(int)*N);
for(int i=0; i<N; i++){
   host din[i] = i;
   host dout[i] = 0;
// Create memory Object
cl mem dev din = clCreateBuffer(context, CL MEM READ ONLY, sizeof(int)*N, NULL, NULL);
cl mem dev dout = clCreateBuffer(context, CL MEM WRITE ONLY, sizeof(int)*N, NULL, NULL);
// FPGA side data
clEnqueueWriteBuffer(queue, dev din, CL TRUE, 0, sizeof(int)*N, host din, 0, NULL, NULL);
// Execute kernel
// Read data from FPGA
clEnqueueReadBuffer(queue, dev dout, CL TRUE, 0, sizeof(int)*N, host dout, 0, NULL, NULL);
```




Create a Program

- A program is a set of kernels (functions)
 - Either source code
 - Or precompile binary
- **GPU/CPU vendors supports** clCreateProgramWithSource(...)
 - Online compilation of kernels
- Intel FPGA only support pre-compiled binaries using clcreateProgramWithBinary(...)
 - o Binary implementation is vendor specific
 - Aocx files supported (FPGA image)




Create programs from a binary (Intel FPGA)






Create programs from a binary (Intel FPGA)



- Intel FPGA only supports pre-compiled binaries :
 - o `clBuildProgram` is not doing anything concrete
 - But mandatory in order to conform to the standards




Create the kernel



• Intel FPGA can load any compiled kernels from the aocx file




Set kernel arguments



• Careful with the arg_index -- no checking is done



Execute kernel



Alternative clenqueueNDRangeKernel for NDRange kernel



Kernel execution example

```
// Read FPGA binary
size t length = 0x10000000;
unsigned char *binary = (unsigned char *)malloc(length);
FILE *fp = fopen("first kernel.aocx", "rb");
fread(binary, length, 1, fp);
fclose(fp);
// Create program
cl program program = clCreateProgramWithBinary(context, 1, &fpga device, &length, (const unsigned char
**) &binary, NULL, NULL);
// Build program
clBuildProgram(program, 1, &fpga device, NULL, NULL, NULL);
//Create kernel.
cl kernel kernel = clCreateKernel(program, "first kernel", NULL);
```



Kernel execution example


```
// Creating buffers
...
// Execute kernel
clSetKernelArg(kernel, 0, sizeof(cl_mem), &dev_din);
clSetKernelArg(kernel, 1, sizeof(cl_mem), &dev_dout);
cl_event kernel_event;
clEnqueueTask(queue, kernel, 0, NULL, &kernel_event);
clWaitForEvents(1, &kernel_event);
```

- `clEnqueue...` creates asynchronous tasks
 - Non-blocking functions
 - Need explicit synchronization



Need for synchronization

```
cl command queue queue1, queue2;
                   cl event kernel event1, kernel event2;
                   clEnqueueTask(queue1, kernel1, ..., &kernel event1);
                   clEnqueueTask(queue2, kernel2, ..., &kernel event2);
Kernel 2
                   cl_event waiting_events_list[2];
                   waiting events list[0]=e1;
                   waiting events list[1]=e2;
Kernel 1
                   clEnqueueTask(queue1, kernel3,2,waiting events list,NULL);
                   clFlush (queue1);
                   clFlush(queue2);
Host
              Hos
                   clFinish(queue1);
                   clFinish(queue2);
```





Synchronization (host)

- clfinish (queue) blocks until all commands have finished their execution
 - Use clflush (queue) to empty it
- Blocking memory commands (Read/Write Buffer)
- Each clenqueue tasks can wait on a list of events and generate a new event id as prerequisite



Clean up everything

```
// Free all dynamic memory objects
clReleaseEvent(kernel event);
clFlush (queue);
clFinish(queue);
clReleaseMemObject(dev din);
clReleaseMemObject(dev dout);
clReleaseKernel(kernel);
clReleaseProgram(program);
clReleaseCommandQueue(queue);
clReleaseContext(context);
free(host_din);
free(host dout);
```

Writing OpenCL programs

On the device





Kernel code

```
__kernel void my_kernel (__global float *data){...}
```

- Starts with the keyword: __kernel
- Returns void
- Data qualifiers can be __global, __private, __local or __constant
- Restrictions:
 - No pointers to functions
 - No recursion
 - No predefined identifiers
 - No writable static variables
- Types:
 - Scalars (device): char, ushort, uint, long, float, etc ... (for the host, it is recommended to prefix with `cl_`)
 - o Image: image2d_t, image3d_t, sampler_t
 - User-defined structures



Vector type

```
__kernel void my_kernel (__global int8 *data){...}
```

- Supported size are: 2, 3, 4, 8, 16
- Vector types are available on both host and device
 - Ex: (for kernel: float16; for host: cl_float16)
- Aligned at vector length
- Use vector or components operations

```
int8 x,y,z;
z = x + y;
```

```
int4 x,y,z;
z.s0 = x.s0 + y.s0; z.s1 = x.s1 + y.s1;
z.s2 = x.s2 + y.s2; z.s3 = x.s3 + y.s3;
z.s4 = x.s4 + y.s4; z.s5 = x.s5 + y.s5;
z.s6 = x.s6 + y.s6; z.s7 = x.s7 + y.s7;
```



NDRange kernels

- Multiple Data-parallel threads
- Kernel is executed as a single program multiple data (SPMD) fashion
 - One thread calls a work-item
- Aligned at vector length
- Fine-grained parallelism



Thread IDs

- Each thread has information about its ids (global, group, local)
 - $Global \rightarrow `get global id(0)`$ 0
 - $Group \rightarrow `get group id(0)`$ 0
 - Local→`get local id(0)`
- Threads/work-items are partitioned into work-groups
 - Only threads within the one work-group can share local memory


Work-group 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

get_local_id(0) = get_group_id(0) * get_local_size(0) + get_local_id(0)

NDRange



NDRange in 3D



(source:xilinx)

49




Workgroup

- Partitioned the NDRange into small chunks of work-items sharing local memory
- Can have maximum 3 dimensions like NDRange
- Global Dim (NDRange) must be evenly divisible by workgroup size
- Synchronization between work-items only possible inside workgroups



clEnqueueNDRangeKernel





Example

(source: Intel)



Single Work-item

- Equivalent to launch kernels with NDRange of (1,1,1)
- Define as a Task in OpenCL
- Loops in single-work items are automatically parallelized by the Intel FPGA compiler
- Why:
 - NDRange difficult for problems with dependencies (e.g. filters, compression algorithms)
 - Difficulties to partitioned into workgroups
- More similar as a C program
- Ideal to port CPU applications



Loop pipelining

```
\#define N 64
#define M 256
kernel void loop kernel ( global const int * restrict a,
             global int * restrict b, global int * restrict res)
   local int shift register[N]
   #pragma unroll
   for(unsigned int i=0; i<N; i++)</pre>
     shift register[i]=0
   for (unsigned int k=0; k < M; k++) {
       #pragma unroll
                                                               Dependency
       for(unsigned int i=0; i<N; i++)</pre>
           shift register[i+1]=shift register[i]
       shift register[N-1] = a[k]
       for(unsigned int i=0; i<N;i++)</pre>
                                                                 Independent reduction
           res+= shift_register[i]*b[i]
```